Polyhedral-Based Data Reuse Optimization for Configurable Computing

Louis-Noël Pouchet¹ Peng Zhang¹ P. Sadayappan² Jason Cong¹

¹ University of California, Los Angeles ² The Ohio State University

February 12, 2013 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays Monterey, CA





- ▶ Tremendous improvements on FPGA capacity/speed/energy
- But off-chip communications remains very costly, on-chip memory is scarce

- ► HLS/ESL tools have made great progresses (ex: AutoESL/Vivado)
- But still extensive manual effort needed for best performance
- Numerous previous research work on C-to-FPGA (PICO, DEFACTO, MMAlpha, etc.) and data reuse optimizations
- But (strong) limitations in applicability / transformations supported / performance achieved

- Tremendous improvements on FPGA capacity/speed/energy
- But off-chip communications remains very costly, on-chip memory is scarce

- HLS/ESL tools have made great progresses (ex: AutoESL/Vivado)
- But still extensive manual effort needed for best performance
- Numerous previous research work on C-to-FPGA (PICO, DEFACTO, MMAlpha, etc.) and data reuse optimizations
- But (strong) limitations in applicability / transformations supported / performance achieved

- ▶ Tremendous improvements on FPGA capacity/speed/energy
- But off-chip communications remains very costly, on-chip memory is scarce

- HLS/ESL tools have made great progresses (ex: AutoESL/Vivado)
- But still extensive manual effort needed for best performance
- Numerous previous research work on C-to-FPGA (PICO, DEFACTO, MMAlpha, etc.) and data reuse optimizations
- But (strong) limitations in applicability / transformations supported / performance achieved

- ▶ Tremendous improvements on FPGA capacity/speed/energy
- But off-chip communications remains very costly, on-chip memory is scarce
- ⇒ Our solution: automatic, resource-aware data reuse optimization framework (combining loop transformations, on-chip buffers, and communication generation)
- ▶ HLS/ESL tools have made great progresses (ex: AutoESL/Vivado)
- But still extensive manual effort needed for best performance
- Numerous previous research work on C-to-FPGA (PICO, DEFACTO, MMAlpha, etc.) and data reuse optimizations
- But (strong) limitations in applicability / transformations supported / performance achieved

The current situation:

- Tremendous improvements on FPGA capacity/speed/energy
- But off-chip communications remains very costly, on-chip memory is scarce
- Our solution: automatic, resource-aware data reuse optimization framework (combining loop transformations, on-chip buffers, and communication generation)
- HLS/ESL tools have made great progresses (ex: AutoESL/Vivado)
- But still extensive manual effort needed for best performance

⇒ Our solution: complete HLS-focused source-to-source compiler

- Numerous previous research work on C-to-FPGA (PICO, DEFACTO, MMAlpha, etc.) and data reuse optimizations
- But (strong) limitations in applicability / transformations supported / performance achieved

- ► Tremendous improvements on FPGA capacity/speed/energy
- But off-chip communications remains very costly, on-chip memory is scarce
- Our solution: automatic, resource-aware data reuse optimization framework (combining loop transformations, on-chip buffers, and communication generation)
- HLS/ESL tools have made great progresses (ex: AutoESL/Vivado)
- But still extensive manual effort needed for best performance
- ⇒ Our solution: complete HLS-focused source-to-source compiler
- Numerous previous research work on C-to-FPGA (PICO, DEFACTO, MMAlpha, etc.) and data reuse optimizations
- But (strong) limitations in applicability / transformations supported / performance achieved
- ⇒ Our solution: unleash the true power of the polyhedral framework (loop transfo., comm. scheduling, etc.)

The Polyhedral Model in a Nutshell

- Loops have affine control only (over-approximation otherwise)
 - ▷ Image processing, including medical imaging pipeline (NSF CDSC project)
 - Linear algebra
 - Iterative solvers (PDE, etc.)

The Polyhedral Model in a Nutshell

- Loops have affine control only (over-approximation otherwise)
- Iteration domain: represented as integer polyhedra



FPGA'13

The Polyhedral Model in a Nutshell

- Loops have affine control only (over-approximation otherwise)
- Iteration domain: represented as integer polyhedra
- Memory accesses: static references, represented as affine functions of $\vec{x_S}$ and \vec{p}

$$f_{s}(\vec{x_{S2}}) = \begin{bmatrix} 1 & 0 & 0 & 0 \end{bmatrix} \cdot \begin{pmatrix} \vec{x_{S2}} \\ n \\ 1 \end{pmatrix}$$

for (i=0; i. s[i] = 0;
. for (j=0; j. . s[i] = s[i]+a[i][j]*x[j];
}
$$f_{s}(\vec{x_{S2}}) = \begin{bmatrix} 1 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 \end{bmatrix} \cdot \begin{pmatrix} \vec{x_{S2}} \\ n \\ 1 \end{pmatrix}$$

$$f_{x}(\vec{x_{S2}}) = \begin{bmatrix} 0 & 1 & 0 & 0 \end{bmatrix} \cdot \begin{pmatrix} \vec{x_{S2}} \\ n \\ 1 \end{pmatrix}$$

FPGA'13

The Polyhedral Model in a Nutshell

- Loops have affine control only (over-approximation otherwise)
- Iteration domain: represented as integer polyhedra
- Memory accesses: static references, represented as affine functions of $\vec{x_S}$ and \vec{p}
- ► Data dependence between S1 and S2: a subset of the Cartesian product of D_{S1} and D_{S2} (exact analysis)



FPGA'13

The Polyhedral Model in a Nutshell

Affine program regions:

- Loops have affine control only (over-approximation otherwise)
- Iteration domain: represented as integer polyhedra
- Memory accesses: static references, represented as affine functions of $\vec{x_S}$ and \vec{p}
- ► Data dependence between S1 and S2: a subset of the Cartesian product of D_{S1} and D_{S2} (exact analysis)

Polyhedral compilation:

- Precise dataflow analysis [Feautrier,88]
- > Optimal algorithms for data locality [Bondhugula,08]
- **Effective code generation** [Bastoul,04]
- Computationally expensive algorithms (ILP/PIP)

Step 1: Scheduling for Better Data Reuse

Main idea: schedule operations accessing the same data as close as possible from each other

Tiling is useful, but not all programs are tilable by default!

- Need complex sequence of loop transformations to enable tiling
- The Tiling Hyperplane method automatically finds such sequence
- Uses an ILP for the optimization problem

In our software, the first stage is to transform the input code so that:

- The number of tilable "loops" is maximized
- 2 Temporal data locality is maximized
- All tilable loops can be tiled with an arbitrary tile size

Step 2: Reuse Data Using On-Chip Buffers

Key ideas:

- Compute the set of data used at a given loop iteration
- Reuse data between consecutive loop iterations

The process works for any loop in the program

- Natural complement of tiling: the tile size will determine how much data is read by a non-inner-loop iteration
- The polyhedral framework can be used to easily compute all this information, including what to communicate





Compute the data space of A, at iteration $\vec{x} = (t, i, j)$

$$DS_A(\vec{x}) = \bigcup_{s \in S} FS_A^s(\vec{x})$$

 $F(\vec{x})$ is the image of \vec{x} by the function *F*.



Compute the data space of A, at iteration $\vec{y} = (t, i, j-1)$

$$DS_A(\vec{y}) = \bigcup_{s \in S} FS_A^s(\vec{y})$$



Reused data: red set

$$ReuseSet = DS_A(\vec{x}) \cap DS_A(\vec{y})$$



Per-iteration communication: blue set

$$PerCommSet = DS_B(\vec{x}) - ReuseSet$$



These sets are parametric polyhedral sets

- Use CLooG to scan them
- Work for any value of t,i,j

 \rightarrow an initialization copy is executed before the first iteration of the loop, and communications are done at each iteration



Buffer set: full blue set (data space at (t, i, j))

Quick Overview of the Full Algorithm

• For each array and each loop, compute:

- the buffer polyhedron
- the per-iteration communication polyhedron
- For a given array, find the loop which minimizes communication volume with a buffer fitting the FPGA resource
- Make the entire program use on-chip arrays (buffers)
 - Example: A[i][j] = A[i][j+1] becomes for a buffer A_1[bs1][bs2]: A_1[i % bs1][j % bs2] = A_1[i % bs1][(j+1) % bs2]

Insert the codes scanning the polyhedral sets in the program

Example of copy-in statement: A_l[i % bs1][j % bs2] = A[i][j];

Step 3: HLS-specific Optimizations

For good performance, numerous complementary optimizations needed

- Reduce the II of inner loops by forcing inner-most parallel loops
 - Use polyhedral-based parallelization methods
- Exhibit usable task-level parallelism
 - **Use polyhedral-based analysis**, and factor the tasks in functions
- Overlap communication and computation
 - Use FIFO communication modules, and scan polyhedral communication sets also in prefetch functions to issue requests
- Find the best tile size / shape for a program
 - Create a machine-specific accurate communication latency model
 - Run AutoESL on a variety of tile sizes, retain the best one

Performance Results



Benchmark	Description	basic off-chip	PolyOpt	hand-tuned [17]
denoise	3D Jacobi+Seidel-like 7-point stencils	0.02 GF/s	4.58 GF/s	52.0 GF/s
segmentation	3D Jacobi-like 7-point stencils	0.05 GF/s	24.91 GF/s	23.39 GF/s
DGEMM	matrix-multiplication	0.04 GF/s	22.72 GF/s	N/A
GEMVER	sequence of matrix-vector	0.10 GF/s	1.07 GF/s	N/A

- Convey HC-1 (4 Xilinx Virtex-6 FPGAs), total bandwidth up to 80GB/s
- AutoESL version 2011.1, use memory/control interfaces provided by Convey
- Core design frequency: 150MHz, off-chip memory frequency: 300HMz

PolyOpt/HLS





PoCC, the Polyhedral Compiler Collection PolyOpt, a Polyhedral Optimizer for the ROSE compiler ROSE compiler infrastructure (LLNL)

More at http://www.cs.ucla.edu/~pouchet/software/polyopthls

Conclusions

Take-home message:

- Affine programs are an excellent fit for FPGA/HLS
- Recent progresses in HLS tools let compiler researchers target FPGA optimization
- Complete, end-to-end framework implemented and effectiveness demonstrated

Future work:

- Use analytical models for tile size selection
- Improve further the performance with additional optimizations
- Support more machines/FPGAs (currently: developed for Convey HC-1)
- Improve polyhedral code generation for HLS/FPGAs