Joseph R. Shinnerl
Research
Interests
-
Numerical Optimization, Multilevel Optimization in VLSICAD,
Interior-Point Algorithms for Nonlinear Programming.
Publications
- Book
- Book Chapters
-
J. Cong and J.R. Shinnerl, "Large-Scale Global Placement,"
in
Approximation Algorithms and Metaheuristics,
CRC Press, 2006, to appear.
-
T.F. Chan, J. Cong, J. Shinnerl, K. Sze, M. Xie and Y. Zhang,
"Multilevel Optimization in VLSI Physical Design Automation,"
in
Multiscale Optimization Methods and Applications,
Springer Publishers, 2005.
-
T.F. Chan, J. Cong, T. Kong, and J. Shinnerl,
"Multilevel Circuit Placement", in
Multilevel Optimization in VLSICAD,
Kluwer Academic Publishers, 2003.
- Conference Papers
-
Jason Cong, Michail Romesis, and Joseph R. Shinnerl.
Robust Mixed-Size Placement Under Tight White-Space Constraints.
Proceedings of the International Conference on Computer-Aided Design,
pp. 165--172, November, 2005.
-
Jason Cong, Michail Romesis, and Joseph R. Shinnerl.
Fast Floorplanning by Look-Ahead Enabled Recursive Bipartitioning.
Proceedings of the Asia-South-Pacific Design Automation Conference,
pp. 1119--1122, January, 2005.
-
Jason Cong, Gabriele Nataneli, Michail Romesis, and Joseph R. Shinnerl.
An Area-Optimality Study of Floorplanning.
Proceedings of the International Symposium on Physical Design,
pp. 78--83, April, 2004.
-
Tony F. Chan, Jason Cong, Tim Kong, Joseph R. Shinnerl, and Kenton Sze.
An Enhanced Multilevel Algorithm for Circuit Placement.
Proceedings of the
International Conference on Computer-Aided Design,
pp. 299--306, November, 2003.
-
Jason Cong, Tim Kong, Joseph R. Shinnerl, Min Xie, and Xin Yuan.
Large-Scale Circuit Placement: Gap and Promise.
Proceedings of the
International Conference on Computer-Aided Design,
pp. 883--890, November, 2003.
-
Tony F. Chan, Jason Cong, Tianming Kong, and Joseph R. Shinnerl.
Multilevel Optimization for Large-Scale Circuit Placement.
Proceedings of the
International Conference on Computer-Aided Design, 2000.
- Journal Papers
- Fast Floorplanning by Look-Ahead Enabled Recursive Bipartitioning,
by Jason Cong, Michail Romesis, and Joseph R. Shinnerl.
IEEE Transactions on
Computer Aided Design of Integrated Circuits and Systems,
to appear, 2006.
- Large-Scale Circuit Placement,
by Jason Cong, Joseph R. Shinnerl, Min Xie, Tim Kong, and Xin Yuan.
ACM Transactions on
Design Automation of Electronic Systems,
Vol. 10, No. 2, April 2005.
- On the Stability of Cholesky Factorization for Symmetric
Quasi-definite Systems, by Philip E. Gill, Michael A. Saunders,
and Joseph R. Shinnerl,
Siam Journal of Matrix Analysis and its Applications,
Vol. 17, No. 1, pp. 35--46, Winter 1996.
- Stability of Symmetric Ill-Conditioned Systems Arising in
Interior Methods for Constrained Optimization
by Anders Forsgren, Philip E. Gill, and Joseph R. Shinnerl,
Siam Journal of Matrix Analysis and its Applications,
Volume 17, No. 1, pp. 187--211, Winter 1996.
- Ph.D. Thesis:
KKT-Based Interior-Point Methods for Numerical Optimization.
abstract
- Unpublished Reports
Software
- PPDNB
Primal Primal-Dual Newton-Barrier method
for nonlinear programming; a FORTRAN 77 implementation
of the KKT-based interior-point method analyzed in my thesis.
Collaborators
Conferences and Meetings
...at which I've given talks or co-organized a session
- 2002 SRC ICSS and CADTS Research Review; Ann Arbor, Michigan
-
2001 IPAM Workshop on Multilevel Optimization in VLSICAD; UCLA
co-organizer
- 2001 SRC ICSS and CADT Research Review; Minneapolis, Minnesota
- 2000 SRC ICSS and CADT Research Review; UCLA
- 1999 SRC ICSS and CADT Research Review; Atlanta, Georgia
- 1999 SIAM Optimization Conference; Atlanta, Georgia
Minisymposium Organizer:
Optimization in Circuit Placement for VLSI
[slides.dvi]
[slides.ps.gz]
- 1996 SIAM Optimization Conference; Victoria, British Columbia
- 1994 SIAM Annual Meeting; San Diego, California
- 1993 Householder Meeting on Numerical Linear Algebra;
Lake Arrowhead, California, USA
Resources
Home Page