Black-Box Parallel Garbled RAM *

Steve Lu[†] Rafail Ostrovsky[‡]

In 1982, Yao introduced a fundamental technique of "circuit garbling" that became a central building block in cryptography. Recently, the question of garbling general random-access memory (RAM) programs received a lot of attention in the literature where garbling an encrypted data can be done separately from garbling program(s) that execute on this (garbled) RAM. The most recent results of Garg, Lu, and Ostrovsky (FOCS 2015) achieve a garbled RAM with black-box use of any one-way functions and poly-log overhead of data and program garbling in all the relevant parameters, including program run-time. The advantage of their solution is that large data can be garbled first, and act as persistent garbled storage (e.g. in the cloud) and later programs can be garbled and sent to be executed on this garbled database in a non-interactive manner.

One of the main advantages of cloud computing is not only that it has large storage but also that it has a large number of parallel processors. Despite multiple successful efforts on parallelizing (interactive) Oblivious RAM, the non-interactive garbling of parallel programs remained open until very recently. Specifically, Boyle, Chung and Pass in their upcoming TCC 2016 paper (see their recently updated eprint version [3]) have recently shown how to garbled PRAM program with poly-logarithmic (parallel) overhead assuming non-black-box use of identity-based encryption. The question whether such a strong assumption and non-black-box use of such a strong assumption are needed. In this paper, we resolve this important open question and show how to garble parallel programs, with only black-box use one one-way functions and with only poly-log overhead in the (parallel) running time. Our result works for any number of parallel processors.

Keywords: PRAM; Garbled RAM; Black-Box Cryptography; One-Way Functions; Secure Computation

^{*}This material is based upon work supported in part by DARPA Brandeis program under Contract N66001-15-C-4065. The views expressed are those of the author and do not reflect the official policy or position of the Department of Defense or the U.S. Government.

[†]Stealth Software Technologies, Inc. stevelu8@gmail.com

[‡]University of California, Los Angeles. Department of Computer Science and Mathematics. rafail@cs.ucla.edu. Work done while consulting for Stealth Software Technologies, Inc.

1 Introduction

Yao [17] introduced a technique allows one to "garble" a circuit into an equivalent "garbled circuit" that can be executed (once) by someone else without understanding internal circuit values during evaluation. A drawback of circuit representation (for garbling general-purpose programs) is that one can not decouple garbling encrypted data on which the program operates from the program code and inputs. Thus, to run Random Access Machine (RAM) program, one has to unroll all possible execution paths and memory usage when converting programs into circuits. For programs with multiple "if-then-else" branches, loops, etc. this often leads to an exponential blow-up, especially when operating on data which is much larger than program running time. A classic example is for a binary search over n elements, the run time of RAM program is logarithmic in n but the garbled circuit is exponentially larger as it has n size since it must touch all data items.

An alternative approach to program garbling (that does not suffer from this exponential blowup that the trivial circuit unrolling approach has) was initiated by Lu and Ostrovsky in 2013 [15], where they developed an approach that allows to separately encrypt data and separately convert a program into a garbled program without converting it into circuits first and without expanding it to be proportional to the size of data. In the Lu-Ostrovsky approach, the program garbled size and the run time is proportional to the original program run-time (times poly-log terms). The original paper required a complicated circular-security assumption but in sequence of follow-up works [15, 10, 9, 7] the assumption was improved to a black-box use on any one-way function with poly-logarithmic overhead in all parameters.

Circuits have another benefit that general RAM programs do not have. Specifically, the circuit model is inherently parallelizable - all gates at the same circuit level can be executed in parallel given sufficiently many processors. In the 1980s and 1990s a parallel model of computation was developed for general programs that can take advantage of multiple processors. Specifically, a Parallel Random Access Memory (PRAM), can take advantage of m processors, executing all of them in parallel with m parallel reads/writes. The question that we ask in this paper is this:

Can we construct garbled Parallel-RAM programs with only poly-logarithmic (parallel) overhead making only black-box use of one-way function?

The reason this is a hard problem to answer is that now one has to garble memory in such a way that multiple garbled processor threads can read in parallel multiple garbled memory locations, which leads to complicated (garbled) interactions, and remained an elusive goal for these technical reasons. In this paper we finally show that this is possible to achieve. Specifically, we show an optimal result both in terms of cryptographic assumptions and the overhead achieved: we show that any PRAM program with persistent memory can be compiled into parallel Garbled PRAM program (Parallel-GRAM) based on only a black-box use of one-way functions and with poly-log (parallel) overhead. We remark that the techniques that we develop to achieve our result significantly depart from the work [7].

1.1 Problem Statement

Suppose a user has a large database D that it wants to encrypt and store in a cloud as some garbled \tilde{D} . Later, the user wants to encrypt several PRAM programs Π_1, Π_2, \ldots where Π_i is a parallel program that requires m processors and updates \tilde{D} . Indeed, the user wants to garble each Π_i and ask the cloud to execute the garbled $\tilde{\Pi}$ program against \tilde{D} using m processors. The programs may update/modify that encrypted database. We require *correctness* in that all garbled programs output the same output as the original PRAM program (when operated on persistent,

up-to-date D.) At the same time, we require privacy which means that nothing but each program's running time and the output are revealed. Specifically, we require a simulator that can simulate the parallel program execution for each program, given only its run time and its output. The simulator must be able to simulate each output without knowing any future outputs. We measure the parallel efficiency in terms of garbled program size, garbled data size, and garbled running time.

1.2 Comparison with previous work

In the interactive setting, a problem of securely evaluating programs (as opposed to circuits) was started in the works on Oblivious RAM by Goldreich and Ostrovsky [12, 16, 13]. The work of non-interactive evaluation of RAM programs were initiated in the Garbled RAM work of Lu and Ostrovsky [15]. This work showed how to garble memory and program so that programs could be non-interactively and privately evaluated on persistent memory. Subsequent works on GRAM [10, 9, 7] improved the security assumptions, with the latest one demonstrating a fully black-box GRAM from one-way functions.

In a highly related sequence of works, researchers have also worked in the setting where the garbled programs are also *succinct* or *reusable*, so that the size of the garbled programs were independent of the running time. Gentry et al. [11] first presented a scheme based on a stronger notion of different inputs obfuscation. At STOC 2015, works due to Koppula et al. [14], Canetti et al. [5], and Bitansky et al. [2], each using different machinery in clever ways, made progress toward the problem of succinct garbling using indistinguishability obfuscation. Recently, Chen et al. [6] and Canetti-Holmgren [4] achieve succinct garbled RAM from similar constructions.

The first work on parallel Garbled RAM was initiated in the paper of Boyle, Chung and Pass [3] where they study it in the context of building an Oblivious Parallel RAM (this work, along with another paper on Oblivious Parallel RAM by Chen, Lin, and Tessaro is among the TCC 2016 accepted papers). In that paper they show how to construct garbled PRAM assuming non-black-box use of identity-based encryption. That is, they use the actual code of identity-based encryption in order to implement their PRAM garbled protocol. In contrast, we achieve black-box use of one-way functions only, and while maintaining poly-logairhmic (parallel) overhead (matching classical result of Yao for circuits) for PRAM computations. One of the main reasons of why Yao's result is so influential is that it used one-way function in a black-box way. Black-box use of a one-way function is also critical because in addition to its theoretical interest, the black-box property allows implementers to use their favored instantiation of the cryptographic primitive: this could include proprietary implementations or hardware-based ones (such as hardware support for AES).

1.3 Our Results

In this paper, we provide the first construction of a fully black-box garbled PRAM, i.e. both the construction and the security reduction make only black-box use of any one-way function.

Main Theorem (Informal). Assuming only the existence of one-way functions, there exists a black-box garbled PRAM scheme, where the size of the garbled database is $\tilde{O}(|D|)$, the size of the garbled parallel program is $\tilde{O}(T \cdot m)$ where m is the number of processors needed and T is its (parallel) run time and its evaluation time is $\tilde{O}(T)$ where T is the parallel running time of program Π . Here $\tilde{O}(\cdot)$ ignores poly(log T, log |D|, log m, κ) factors where κ is the security parameter.

1.4 Overview of our construction

There are several technical difficulties that must be overcome in order to construct a parallelized GRAM using only black-box access to a one-way function. One attempt is to take the existing black-box construction of [7] and to apply all m processors in order to evaluate their garbling algorithms. However, the problem is that due to the way those circuits are packed into a node: a circuit will not learn how far a child has gone until the the predecessor circuit is evaluated. So there must be some sophisticated coordination as the tree is being traversed or else parallelism will not help beyond faster evaluation of individual circuits inside the memory tree. Furthermore, circuits in the tree only accommodates a single CPU key per circuit. To take full advantage of parallelism, we have the ability to evaluate circuits that are much wider and holds more CPU keys. However, we do not know apriori where these CPUs will read, so we must carefully balance the width of the circuit so that it is wide enough to hold all potential CPU keys that gets passed through it, yet not be too large as to impact the overhead. Indeed, the challenge is that the overhead of the storage size cannot depend linearly on the number of processors. We summarize the two main techniques used in our construction that greatly differentiates our new construction from all existing Garbled RAM constructions.

Garbled Label Routing. As there are now m CPUs that are evaluating per step, the garbled CPU labels that pass through our garbled memory tree must be passed along the tree so that each label reaches its according destination. At the leaf level, we want there to be no collisions between the locations so that each reach leaf emits exactly one data element encoded with one CPU's garbled labels. Looking ahead, in the concrete OPRAM scheme we will compile our solution with is that of Boyle, Chung, and Pass [3], which guarantees collision-freeness and uniform access pattern. While this resolves the problem at the leaves, we must still be careful as the paths of all the CPUs will still merge at points in the tree that are only known at run-time. We employ a hybrid technique of using both parallel evaluation of wide circuits, and at some point we switch and evaluate, in parallel, a sequence of thin circuits to achieve this.

Level-dependent Circuit Width. In order to account for the multiple CPU labels being passed in at the root, we widen the circuits. Obviously, if we widen each circuit by a factor of m then this expands the garbled memory size by a prohibitively large factor of m. We do not know until run-time the number of nodes that will be visited at each level, with the exception of the root and leaves, and thus we must balance the sizes of the circuits to be not too large yet not too small. If we assume that the accesses are uniform, then we can expect the number of CPU keys a garbled memory circuit needs to hold is roughly halved at each level. Because of this, we draw inspiration from techniques derived from occupancy and concentration bounds and partition the garbled memory tree into two portions at a dividing boundary level b. This level b will be chosen so that levels above b, i.e. levels closer to the root, will have nodes which we assume will always be visited. However, we also want that the "occupancy" of CPU circuits at level b be sufficiently low that we can jump into the sequential hybrid mentioned above.

The combination of these techniques carefully joined together allows us to cut the overall garbled evaluation time and memory size so that the overhead is still poly-log.

1.5 Roadmap

In Section 2 we provide preliminaries and notation for our paper. We then give the full construction of our black-box garbled parallel RAM in Section 3. In Section 4 we perform a correctness analysis and prove that the overhead is polylogarithmic as claimed. We prove a weaker notion of security of our construction in Section 5 and provide the full security proof in Section 6.

2 Preliminaries

2.1 Notation

We follow the notation of [7] and [3]. Let [n] to denote the set $\{0, \ldots, n-1\}$. For any bitstring L, we use L_i to denote the i^{th} bit of L where $i \in [|x|]$ with the 0^{th} bit being the highest order bit. We let $L_{0...j-1}$ denote the j high order bits of L. We use shorthand for referring to sets of inputs and input labels of a circuit: if $\mathsf{lab} = \{\mathsf{lab}^{i,b}\}_{i \in |x|, b \in \{0,1\}}$ describes the labels for input wires of a garbled circuit, then we let lab_x denote the labels corresponding to setting the input to x, i.e. the subset of labels $\{\mathsf{lab}^{i,x_i}\}_{i \in |x|}$. We write \overline{x} to denote that x is a vector of elements, with x[i] being the i-th element. As we will see, half of our construction relies on the same types of circuits used in [7] and we follow their coloring scheme of red and blue inputs.

2.2 PRAM: Parallel RAM Programs

We follow the definitions of [3] and [7]. A m parallel random-access machine is collection of m processors $\mathsf{CPU}_1, \ldots, \mathsf{CPU}_m$, having local memory of size $\log N$ which operate synchronously in parallel and can make concurrent access to a shared external memory of size N.

A PRAM program Π , on input N, m and input \overline{x} , provides instructions to the CPUs that can access to the shared memory. Each processor can be thought of as a circuit that evaluates $C^{\Pi}_{\mathsf{CPU}[i]}(\mathsf{state},\mathsf{data}) = (\mathsf{state}',\mathsf{R}/\mathsf{W},L,z)$. These circuit steps execute until a halt state is reached, upon which all CPUs collectively output \overline{y} .

This circuit takes as input the current CPU state state and a block "data". Looking ahead this block will be read from the memory location that was requested for a memory location requested for in the previous CPU step. The CPU step outputs an updated state state', a read or write bit R/W, the next location to read/write $L \in [N]$, and a block z to write into the location ($z = \bot$ when reading). The sequence of locations and read/write values collectively form what is known as the access pattern, namely MemAccess = $\{(L^{\tau}, R/W^{\tau}, z^{\tau}, data^{\tau}) : \tau = 1, ..., t\}$, and we can consider the weak access pattern MemAccess2 = $\{L^{\tau} : \tau = 1, ..., t\}$ of just the memory locations accessed.

We work in the CRCW – concurrent read, concurrent write – model, though as we shall see, we can reduce this to a model where there are no read/write collisions. The (parallel) time complexity of a PRAM program Π is the maximum number of time steps taken by any processors to evaluate Π .

As mentioned above, the program gets a "short" input \overline{x} , can be thought of the initial state of the CPUs for the program. We use the notation $\Pi^D(\overline{x})$ to denote the execution of program P with initial memory contents D and input \overline{x} . We also consider the case where several different parallel programs are executed sequentially and the memory persists between executions.

EXAMPLE PROGRAM EXECUTION VIA CPU STEPS. The computation $\Pi^D(\overline{x})$ starts with the initial state set as $\mathsf{state}_0 = \overline{x}$ and initial read location $\overline{L} = \overline{0}$ as a dummy read operation. In each $\underline{\mathsf{step}}\ \tau \in \{0, \dots T-1\}$, the computation proceeds by reading memory locations $\overline{L^\tau}$, that is by setting $\overline{\mathsf{data}^{\mathsf{read},\tau}} := (D[L^\tau[0]], \dots, D[L^\tau[m-1]])$ if $\tau \in \{1, \dots T-1\}$ and as $\overline{0}$ if $\tau = 0$. Next it executes the CPU-Step Circuit $C^\Pi_{\mathsf{CPU}[i]}(\mathsf{state}^\tau[i], \mathsf{data}^{\mathsf{read},\tau}[i]) \to (\mathsf{state}^{\tau+1}[i], L^{\tau+1}[i], \mathsf{data}^{\mathsf{write},\tau+1}[i])$. Finally we write to the locations $\overline{L^\tau}$ by setting $D[L^\tau[i]] := \mathsf{data}^{\mathsf{write},\tau+1}[i]$. If $\tau = T-1$ then we output the state of each CPU as the output value.

2.3 Garbled Circuits

We give a review on Garbled Circuits, primarily following the verbiage and notation of [7]. Garbled circuits were first introduced by Yao [17]. A circuit garbling scheme is a tuple of PPT algorithms (GCircuit, Eval). Very roughly GCircuit is the circuit garbling procedure and Eval the corresponding evaluation procedure. Looking ahead, each individual wire w of the circuit will be associated with two labels, namely lab_0^w , lab_1^w . Finally, since one can apply a generic transformation (see, e.g. [1]) to blind the output, we allow output wires to also have arbitrary labels associated with them. Indeed, we can classify the output values into two categories — plain outputs and labeled outputs. The difference in the two categories stems from how they will be treated when garbled during garbling and evaluation. The plain output values do not require labels provided for them and evaluate to cleartext values. On the other hand labeled output values will require that additional output labels be provided to GCircuit at the time of garbling, and Eval will only return these output labels and not the underlying cleartext. We also define a well-formedness test for labels which we call Test.

- $(\tilde{C}) \leftarrow \mathsf{GCircuit}(1^\kappa, C, \{(w, b, \mathsf{lab}_b^w)\}_{w \in \mathsf{inp}(C), b \in \{0,1\}})$: $\mathsf{GCircuit}$ takes as input a security parameter κ , a circuit C, and a set of labels lab_b^w for all the input wires $w \in \mathsf{inp}(C)$ and $b \in \{0,1\}$. This procedure outputs a garbled circuit \tilde{C} .
- It can be efficiently tested if a set of labels is meant for a garbled circuit.
- $y = \mathsf{Eval}(\tilde{C}, \{(w, \mathsf{lab}^w_{x_w})\}_{w \in \mathsf{inp}(C)})$: Given a garbled circuit \tilde{C} and a garbled input represented as a sequence of input labels $\{(w, \mathsf{lab}^w_{x_w})\}_{w \in \mathsf{inp}(C)}$, Eval outputs an output y in the clear.

Correctness For correctness, we require that for any circuit C and input $x \in \{0,1\}^n$ (here n is the input length to C) we have that that:

$$\Pr\left[C(x) = \operatorname{Eval}(\tilde{C}, \{(w, \operatorname{lab}^w_{x_w})\}_{w \in \operatorname{inp}(C)})\right] = 1$$

$$\text{where } \left(\tilde{C} \right) \leftarrow \mathsf{GCircuit} \left(1^\kappa, C, \{ (w, b, \mathsf{lab}^w_b) \}_{w \in \mathsf{inp}(C), b \in \{0, 1\}} \right).$$

Security For security, we require that there is a PPT simulator CircSim such that for any C, x, and uniformly random labels $(\{(w, b, \mathsf{lab}_b^w)\}_{w \in \mathsf{inp}(C), b \in \{0,1\}})$, we have that:

$$\left(\tilde{C}, \{(w, \mathsf{lab}^w_{x_w})\}_{w \in \mathsf{inp}(C)}\right) \overset{\mathsf{comp}}{\approx} \mathsf{CircSim}\left(1^\kappa, C, C(x)\right)$$

where
$$\left(\tilde{C}\right) \leftarrow \mathsf{GCircuit}\left(1^\kappa, C, \{(w, \mathsf{lab}^w_b)\}_{w \in \mathsf{out}(C), b \in \{0,1\}}\right)$$
 and $y = C(x)$.

2.4 Oblivious PRAM

For the sake of simplicity, we let the CPU activation pattern, i.e. the processors active at each step, simply be that each processor is awake at each step and we only are concerned with the location access pattern MemAccess2.

2.5 Definition

Definition 2.1. An Oblivious Parallel RAM (OPRAM) compiler \mathcal{O} , is a PPT algorithm that on input $m, N \in \mathbb{N}$ and a deterministic m-processors PRAM program Π with memory size N, outputs an m-processor program Π' with memory size $mem(m, N) \cdot N$ such that for any input x, the

parallel running time of $\Pi'(m, N, x)$ is bounded by $\mathsf{com}(m, N) \cdot T$, where T is the parallel runtime of $\Pi(m, N, x)$, where $\mathsf{mem}(\cdot, \cdot), \mathsf{com}(\cdot, \cdot)$ denotes the memory and complexity overhead respectively, and there exists negligible function ν such that the following properties hold:

- Correctness: For any $m, N \in \mathbb{N}$, and any string $x \in \{0, 1\}^*$, with probability at least $1 \nu(N)$, it holds that $\Pi(m, N, x) = \Pi'(m, N, x)$.
- Obliviousness: For any two PRAM programs Π_1, Π_2 , any any $m, N \in \mathbb{N}$, any two inputs $x_1, x_2 \in \{0,1\}^*$ if $|\Pi_1(m, N, x_1)| = |\Pi_2(m, N, x_2)|$ then MemAccess2₁ is ν -close to MemAccess2₂, where MemAccess2 is the induced access pattern.

Definition 2.2. [Collision-Free]. An OPRAM compiler \mathcal{O} is said to be collision free if given $m, N \in \mathbb{N}$, and a deterministic PRAM program Π with memory size N, the program Π' output by \mathcal{O} has the property that no two processors ever access the same data address in the same timestep.

REMARK. The concrete OPRAM compiler of Boyle et al. [3] will satisfy the above properties and also makes use of a convenient shorthand for inter-CPU messages. In their construction, CPUs can "virtually" communicate and coordinate with one another (e.g. so they don't access the same location) via a fixed-topology network and special memory locations. We remark that this can be emulated as a network of circuits, and will use this fact later.

2.6 Garbled Parallel RAM

We now define the extension of garbled RAM to parallel RAM programs. This primarily follows the definition of previous garbled RAM schemes, but in the parallel setting, and we refer the reader to [10, 9, 7] for additional details. As with many previous schemes, we have *persistent memory* in the sense that memory data D is garbled once and then many different garbled programs can be executed sequentially with the memory changes persisting from one execution to the next. We define full security and reintroduce the weaker notion of Unprotected Memory Access 2 (UMA2) in the parallel setting (c.f. [7]).

Definition 2.3. A (UMA2) secure single-program garbled m-parallel RAM scheme consists of four procedures (GData, GProg, GInput, GEval) with the following syntax:

- $(\tilde{D}, s) \leftarrow \mathsf{GData}(1^{\kappa}, D)$: Given a security parameter 1^{κ} and memory $D \in \{0, 1\}^{N}$ as input GData outputs the garbled memory \tilde{D} .
- $(\tilde{\Pi}, s^{in}) \leftarrow \mathsf{GProg}(1^{\kappa}, 1^{\log N}, 1^t, \Pi, s, t_{old})$: Takes the description of a parallel RAM program Π with memory-size N as input. It also requires a key s and current time t_{old} . It then outputs a garbled program $\tilde{\Pi}$ and an input-garbling-key s^{in} .
- $\tilde{x} \leftarrow \mathsf{GInput}(1^{\kappa}, \overline{x}, s^{in})$: Takes as input \overline{x} where $x[i] \in \{0, 1\}^n$ for $i = 0, \dots, m-1$ and and an input-garbling-key s^{in} , outputs a garbled-input \tilde{x} .
- $\overline{y} = \mathsf{GEval}^{\tilde{D}}(\tilde{\Pi}, \tilde{x})$: Takes a garbled program $\tilde{\Pi}$, garbled input \tilde{x} and garbled memory data \tilde{D} and output a vector of values $y[0], \ldots, y[m-1]$. We model GEval itself as a parallel RAM program with m processors that can read and write to arbitrary locations of its memory initially containing \tilde{D} .

Efficiency We require the parallel run-time of GProg and GEval to be $t \cdot \operatorname{poly}(\log N, \log T, \log m, \kappa)$, and the size of the garbled program $\tilde{\Pi}$ to be $m \cdot t \cdot \operatorname{poly}(\log N, \log T, \log m, \kappa)$. Moreover, we require that the parallel run-time of GData should be $N \cdot \operatorname{poly}(\log N, \log T, \log m, \kappa)$, which also serves as an upper bound on the size of \tilde{D} . Finally the parallel running time of GInput is required to be $n \cdot \operatorname{poly}(\kappa)$.

Correctness For correctness, we require that for any program Π , initial memory data $D \in \{0,1\}^N$ and input \overline{x} we have that:

$$\Pr[\mathsf{GEval}^{\tilde{D}}(\tilde{\Pi}, \tilde{x}) = \Pi^{D}(\overline{x})] = 1$$

where $(\tilde{D}, s) \leftarrow \mathsf{GData}(1^{\kappa}, D), \ (\tilde{\Pi}, s^{in}) \leftarrow \mathsf{GProg}(1^{\kappa}, 1^{\log N}, 1^t, \Pi, s, t_{old}), \ \tilde{x} \leftarrow \mathsf{GInput}(1^{\kappa}, \overline{x}, s^{in}).$

Security with Unprotected Memory Access 2 (Full vs UMA2) For full or UMA2-security, we require that there exists a PPT simulator Sim such that for any program Π , initial memory data $D \in \{0,1\}^N$ and input vector \overline{x} , which induces access pattern MemAccess2 we have that:

$$(\tilde{D},\tilde{\Pi},\tilde{x}) \overset{\text{comp}}{\approx} \mathsf{Sim}(1^{\kappa},1^{N},1^{t},\overline{y},\mathsf{MemAccess2})$$

where $(\tilde{D}, s) \leftarrow \mathsf{GData}(1^\kappa, D)$, $(\tilde{\Pi}, s^{in}) \leftarrow \mathsf{GProg}(1^\kappa, 1^{\log N}, 1^t, \Pi, s, t_{old})$ and $\tilde{x} \leftarrow \mathsf{GInput}(1^\kappa, x, s^{in})$, and $y = P^D(x)$. Note that unlike UMA security, the simulator does not have access to D. For full security, the simulator Sim does not get MemAccess2 as input.

3 Construction of Black-box Parallel GRAM

3.1 Overview

We first summarize our construction at a high level. An obvious first point to consider is to ask where the difficulty arises when attempting to parallelize the construction of the construction of Garg, Lu, and Ostrovsky (GLO) [7]. There are two main issues that go beyond that considered by GLO: first, there must be coordination amongst the CPUs so that if different CPUs want access to the same location, they don't collide, and second, the control flow is highly sequential, allowing only one CPU key to be passed down the tree per "step". In order to resolve these issues, we build up a series of steps that transform a PRAM program into an Oblivious PRAM program that satisfies nice properties, and then show how to modify the structure of the garbled memory in order to accommodate parallel accesses.

In a similar vein to previous GRAM constructions, we want to transform a PRAM program first into an Oblivious PRAM program where the memory access patterns are distributed uniformly. However, a uniform distribution of m elements would result in collisions with non-negligible probability. As such, we want an Oblivious PRAM construction where the CPUs can utilize a "virtual" inter-CPU communication to achieve collision-freeness. Looking ahead, in the concrete OPRAM scheme we are using of Boyle, Chung, and Pass (BCP) [3], this property is already satisfied, and we use this in Section 6 to achieve full security.

A challenge that remains is to parallelize the garbled memory so that each garbled time step can process m garbled processors in parallel assuming the evaluator has m processors. In order to pass control from one CPU step to the next, we have two distinct phases: one where the CPUs are reading from memory, and another is when the CPUs are communicating amongst themselves to pass messages and coordinating. Because the latter computation can be done with an apriori fixed network of $\mathsf{polylog}(m,N)$ size, we can treat it as a small network of circuits that talk to only

a few other CPUs that we can then garble (recall that in order for one CPU to talk to another when garbled, it must have the appropriate input labels hardwired, so we require low locality which is satisfied by these networks). The main technical challenge is therefore being able to read from memory in parallel.

In order to address this challenge, we first consider a solution where we widen each circuit by a factor of m so that m garbled CPU labels (or keys as we will call them) can fit into a circuit at once. This first attempt falls short for several reasons. It expands the garbled memory size by a factor of m, and although keys can be passed down the tree, there is still the issue of how fast these circuits are consumed and how it would affect the analysis of the GLO construction.

To get around the size issue, we employ a specifically calibrated size halving technique: because the m accesses are a random m subset of the N memory locations, it is expected that half the CPUs want to read to the left, and the other half to the right. Thus, as we move down the tree, the number of CPU keys a garbled memory circuit needs to hold can be roughly halved at each level. Bounding the speed of consumption is a more complex issue. A counting argument can be used to show that at level i, the probability that a particular node will be visited is $1 - \binom{N-N/2^i}{m} / \binom{N}{m}$. As $N/2^i$ and m may vary from constant to logarithmic to polynomial in N, standard asymptotic bounds might not apply, or would result in a complicated bound. Because of this, we draw inspiration from techniques derived from occupancy and concentration bounds and partition the garbled memory tree into two portions at a dividing boundary level b. This level b will be chosen so that levels above b, i.e. levels closer to the root, will have nodes which we assume will always be visited. However, we also want that at level b, the probability that within a single parallel step more than $B = \log^4(N)$ CPUs will all visit a single node is negligible.

It follows then that above level b, for each time step, one garbled circuit at each node at each level will be consumed. Below level b, the tree will fall back to the GLO setting with one major change: level b+1 will be the new "virtual" root of the GLO tree. We must ensure that b is sufficiently small so that this does not negatively impact the overall number of circuits. The boundary nodes at level b will output B garbled queries for each child (which includes the location and CPU keys), which will then be processed one at a time at level b+1. Indeed, each subtree below the nodes at level b will induce a sequence of at most B reads, where each read is performed as in GLO, all of them sequential, but different subtrees will be processed in parallel. This allows us to cut the overall garbled evaluation time down so that the parallel overhead is still poly-log. After the formal construction is given in this section, we provide a full cost and correctness analysis of this in Section 4. This construction will then be sufficient to achieve UMA2-security and se will prove in Section 5, and as mentioned above, we show full security in Section 6. We now state our goal main theorem and spend the rest of the paper providing the formal construction and proof.

Theorem (Main Theorem). Assuming the existence of one-way functions, there exists a fully black-box secure garbled PRAM scheme for arbitrary m-processor PRAM programs. The size of the garbled database is $\tilde{O}(|D|)$, size of the garbled input is $\tilde{O}(|x|)$ and the size of the garbled program is $\tilde{O}(mT)$ and its m-parallel evaluation time is $\tilde{O}(T)$ where T is the m-parallel running time of program P. Here $\tilde{O}(\cdot)$ ignores $\operatorname{poly}(\log T, \log |D|, \log m, \kappa)$ factors where κ is the security parameter.

3.2 Formal Construction

3.3 Data Garbling: $(\tilde{D}, s) \leftarrow \mathsf{GData}(1^{\kappa}, D)$

We start by providing an informal description of the data garbling procedure, which turns out to be the most involved part of the construction. The formal description of GData is provided in Figure 5. Before looking at the garbling algorithm, we consider several sub-circuits. Our garbled memory consists of four types of circuits and an additional table (inherited from the GLO scheme) to keep track of previously output garbled labels. As described in the overview, there will be "wide" circuits near the root that contains main CPU keys, a boundary layer at level b (to be determined later) of boundary nodes that transition wide circuits into thin circuits that are identical to those in the GLO construction. We describe the functionality of the new circuits and review the operations of the GLO style circuits.

Conceptually, the memory can be thought of as a tree of nodes, and each node contains a sequence of garbled circuits. For the circuits, which we call C^{wide} , above level b, their configuration is straightforward: for every time step, there will be one circuit at every node corresponding to that time step. Below level b, the circuits are configured as in GLO, via C^{node} and C^{leaf} with the difference being that there will be a fixed multiplicative factor of more circuits per node to account for the parallel reads. At level b, the circuits C^{edge} will serve as a transition on the edge between wide and thin circuits as we describe below.

The behavior of the circuits are as follows. C^{wide} takes as input a parallel CPU query which consists of a tuple $(\overline{R/W}, \overline{L}, \overline{z}, \overline{\text{cpuDKey}})$. This is interpreted as a vector of indicators to read or write, the location to read or write to, the data to write, and the key of the next CPU step for the CPU that initiated this query. On the k-th circuit of this form at a given node, the circuit has hardwired within it keys for precisely the k-th left and right child (as opposed to a window of child keys focused around k/2 as in the GLO circuit configuration). This circuit routes the queries to the left or right child depending on the location L and passes the (garbled) query down appropriately to exactly one left and one right child. The formal description is provided in Figure 1.

```
\begin{array}{l} \mathbf{C}^{\mathsf{wide}}[i,k,\overline{\mathsf{tKey}}] \\ \mathbf{System\ parameters:}\ \epsilon,\gamma \\ \mathbf{Hardcoded\ parameters:}\ [i,k,w,\overline{\mathsf{tKey}}] \\ \mathbf{Input:}\ \mathsf{q} = (\overline{\mathsf{R/W}},\overline{L},\overline{z},\overline{\mathsf{cpuDKey}}). \\ \\ \mathbf{Set}\ w' := \lfloor w(\frac{1}{2}+\epsilon) \rfloor + \gamma. \ \text{Create\ two\ arrays}\ \overline{L^l}\ \text{and}\ \overline{L^r}\ \text{of\ size}\ w'\ \text{each.}\ \text{Partition\ the\ elements\ of} \\ \overline{L}\ \text{into\ those\ with\ the}\ i\text{-th\ bit\ set\ to\ 0\ and\ 1,\ respectively,\ and\ place\ them\ into\ \overline{L^l}\ \text{and}\ \overline{L^r}.\ \text{If\ more\ than}\ w'\ \text{locations\ fall\ into\ one\ array,\ then\ abort\ and\ output\ KEY-OVERFLOW-ERROR.\ Fill\ the\ unused\ locations\ with\ \bot.} \\ \mathbf{Set}\ \mathsf{q}^l := (\overline{\mathsf{R/W}^l},\overline{L^l},\overline{z^l},\overline{\mathsf{cpuDKey}^l}),\ \text{where}\ \overline{\mathsf{R/W}^l},\overline{z^l},\ \text{and}\ \overline{\mathsf{cpuDKey}^l}\ \text{are\ induced\ by\ the\ partition\ above.}\ \mathbf{Set}\ \mathsf{q}^r\ \text{in\ a\ similar\ fashion.} \\ \mathbf{Set\ outqKey[0]} := \mathsf{tKey[0]}_{\mathsf{q}^l}\ \text{and\ outqKey[1]} := \mathsf{tKey[1]}_{\mathsf{q}^r}\ \text{and\ output\ (outqKey[0],outqKey[1])}. \end{array}
```

Figure 1: Formal description of the wide memory circuit.

C^{edge} operates similarly and routes the query, but now must interface with the thin circuits below that only accept a single CPU key as input. As such, it will take as input a vector of queries and outputs labels for multiple left and right children circuits. Looking ahead, the precise number of children circuits this will execute will be determined by our analysis, but will be known and fixed in advance for GData. The formal description is provided in Figure 2.

Finally, the remaining C^{node} and C^{leaf} behave as they did in the GLO scheme. Their formal descriptions are provided in Figure 3 and Figure 4. As a quick review, these circuits within a node processes the query L and activates either a left or a right child circuit (not both, unlike the circuits above). As such, it must also pass on information from one circuit to the subsequent on in the

```
 \begin{array}{c} \textbf{C}^{\text{edge}}[i,k,\overline{\mathsf{tKey}}] \\ \textbf{System parameters: } \epsilon,\gamma,B \\ \textbf{Hardcoded parameters: } [i,k,w,\overline{\mathsf{tKey}}] \\ \textbf{Input: } \mathsf{q} = (\overline{\mathsf{R/W}},\overline{L},\overline{z},\overline{\mathsf{cpuDKey}}). \\ \\ \textbf{Assert } w \leq B \text{ otherwise abort with KEY-OVERFLOW-ERROR. Set } \mathsf{q}^l \text{ and } \mathsf{q}^r \text{ as in } \mathsf{C}^{\mathsf{wide}}. \\ \\ \textbf{Note that } \overline{\mathsf{tKey}} \text{ will contain } 2B \text{ keys, corresponding to } B \text{ left and } B \text{ right child circuit input labels.} \\ \textbf{Let } j^\star \text{ denote the index of the last non-null CPU key that wants to read to the left. Set } goto^l[j] := Bk + j \text{ for } j < j^\star, goto^l[j^\star] := Bk + B - 1 \text{ and } goto^l[j] = \bot \text{ for } j > j^\star. \text{ Similarly set } goto^r. \\ \textbf{Set } \mathsf{q}'[0 \dots B - 1] := (\overline{goto^l}, \overline{\mathsf{R/W}^l}, \overline{L^l}, \overline{z^l}, \overline{\mathsf{cpuDKey}^l}). \\ \textbf{Set } \mathsf{q}'[B \dots 2B - 1] := (\overline{goto^r}, \overline{\mathsf{R/W}^r}, \overline{L^r}, \overline{z^r}, \overline{\mathsf{cpuDKey}^r}). \\ \textbf{Output } (\mathsf{tKey}[0]_{\mathsf{q}'[0]}, \dots, \bot, \dots, \mathsf{tKey}[2B - 1]_{\mathsf{q}'[2B-1]}, \dots, \bot), \text{ where } \bot \text{ replaces a } \mathsf{tKey} \text{ value when } \mathsf{the corresponding } goto \text{ is } \bot. \\ \end{array}
```

Figure 2: Formal description of the memory circuit at the edge level between wide and narrow circuits.

node, providing it information on whether it went left or right, and provides keys to an appropriate window of left and right child circuits. Finally, at the leaf level, the leaf processes the query by either outputting the stored data encoded under the appropriate CPU key, or writes data to its successor leaf circuit. This information passing is stored in a table as in the GLO scheme.

3.4 Program Garbling:
$$(\tilde{\Pi}, s^{in}) \leftarrow \mathsf{GProg}(1^{\kappa}, 1^{\log N}, 1^t, \Pi, s, t_{old})$$

As we assumed, the program Π is a collision-free OPRAM program. We conceptually identify three distinct steps that are used to compute a parallel CPU step: the main CPU step itself (where each processor takes an input and state, and produces a new state and read/write request), and two types of inter-CPU communication steps that routes the appropriate read/write values before and after memory is accessed. We compile them together as a single large circuit which we describe in Figure 6.

Then each of the t parallel CPU steps are then garbled in sequence as with previous GRAM constructions. We provide the formal garbling of the steps in Figure 7.

3.5 Input Garbling: $\overline{\tilde{x}} \leftarrow \mathsf{GInput}(1^{\kappa}, \overline{x}, s^{in})$

Input garbling is straightforward: the inputs are treated as selection bits for the m-vector of labels. We give a formal description of GProg in Figure 8.

3.6 Garbled Evaluation: $y \leftarrow \mathsf{GEval}^{\tilde{D}}(\tilde{\Pi}, \tilde{x})$

The GEval procedure gets as input the garbled program $\tilde{\Pi} = \left(t_{old}, \{\tilde{C}^{\tau}\}_{\tau \in \{t_{old}, \dots, t_{old} + t - 1\}}, \mathsf{cpuDKey}\right),$ the garbled input $\tilde{x} = \overline{\mathsf{cpuSKey}}$ and random access into the garbled database $\tilde{D} = (\{\tilde{C}^{i,j,k}\}_{i \in [d+1], j \in [2^i], k \in [K_i]}, \{\mathsf{Tab}(i,j)\}_{i>b,j \in [2^i]})$ as well as m parallel processors. In order to evaluate a garbled time step τ , it evaluates every garbled circuit where $i = 0 \dots b, j \in [2^i], k = \tau$ using parallelism to evaluate the wide circuits, then it switches into evaluating $B(\frac{1}{2} + \delta) + \kappa$ sequential queries of each of the subtrees below level b as in GLO. Looking ahead, we will see that $2^b \approx m$ and so we can evaluate the different subtrees in parallel. A formal description of GEval is provided in Figure 9.

```
C^{\mathsf{node}}[i, k, \mathsf{newLtKey}, \mathsf{newRtKey}, \mathsf{rKey}, \mathsf{qKey}]
System parameters: \epsilon (Will be set to \frac{1}{\log M} as we will see later.)
Hardcoded parameters: [i, k, newLtKey, newRtKey, rKey, qKey]
Input: (rec = (lidx, ridx, oldLKey, oldRKey, \overline{\mathsf{tKey}}), q = (goto, R/W, L, z, \mathsf{cpuDKey})).
Set p := goto and p' := \left| \left( \frac{1}{2} + \epsilon \right) k \right|.
Set lidx' := lidx and ridx' := ridx. Set oldLKey' := oldLKey and oldRKey' := oldRKey.
Define ins(\overline{\mathsf{tKey}}, \mathsf{newLtKey}, \mathsf{newRtKey}) to be the function that outputs \overline{\mathsf{tKey}} with a possible shift: if
\left|\left(\frac{1}{2}+\epsilon\right)(k+1)\right|>\left|\left(\frac{1}{2}+\epsilon\right)k\right|, shift \overline{\mathsf{tKey}} to the left by 1 and set \mathsf{tKey}[\kappa-1]=\mathsf{newLtKey}, \mathsf{tKey}[2\kappa-1]
1] = newRtKey.
We now have three cases:
    1. If k < p-1 then we output (outrKey, outqKey) := (rKey<sub>rec'</sub>, qKey<sub>q</sub>), where rec' :=
        (\text{lidx'}, \text{ridx'}, \text{oldLKey'}, \text{oldRKey'}, \overline{\text{tKey'}}) \text{ where } \overline{\text{tKey'}} = ins(\overline{\text{tKey}}, \text{newLtKey}, \text{newRtKey}).
    2. If k \geq p + \kappa then abort with output OVERCONSUMPTION-ERROR-I.
    3. If p-1 \le k  then:
         (a) If L_i = 0 then,
                 i. If lidx < p' then set lidx' := p', qoto' := p' and oldLKey' := tKey[0]. Else set lidx' := tKey[0]
                     lidx + 1, goto' := lidx' and if lidx' < p' + \kappa then set oldLKey' := tKey[lidx' - p'] else
                     abort with OVERCONSUMPTION-ERROR-II.
                ii. Set tKey[v] := \bot for all v < lidx' - p'. Set \overline{tKey'} = ins(\overline{tKey}, newLtKey, newRtKey).
                iii. Set outqKey := oldLKey_{q'}, where q' := q but with goto' replacing goto.
                 i. If ridx < p' then set ridx' := p', qoto' := p' and oldRKey' := tKey[\kappa]. Else set ridx' := tKey[\kappa]
                     ridx + 1, goto' := ridx' and if ridx' < p' + \kappa then set oldRKey' := tKey[\kappa + ridx' - p']
                     else abort with OVERCONSUMPTION-ERROR-II.
                ii. Set \mathsf{tKey}[\kappa + v] := \bot for all v < \mathsf{ridx}' - p'. Set \overline{\mathsf{tKey}}' = ins(\overline{\mathsf{tKey}}, \mathsf{newLtKey}, \mathsf{newRtKey}).
                iii. Set outqKey := oldRKey_{q'}, where q' := q but with goto' replacing goto.
         (b) Set outrKey := rKey_{rec'} where rec' := (lidx', ridx', oldLKey', oldRKey', <math>tKey') and output
```

Figure 3: Formal description of the nonleaf, thin memory circuit with key passing. This is identical to the node circuit in [7].

(outrKey, outqKey).

```
\begin{split} & \mathsf{C}^{\mathsf{step}}[t,\mathsf{rootqKey},\overline{\mathsf{cpuSKey}},\overline{\mathsf{cpuDKey}}] \\ & \mathbf{Hardcoded\ parameters}\colon [t,\mathsf{rootqKey},\overline{\mathsf{cpuSKey}},\overline{\mathsf{cpuDKey}}] \\ & \mathbf{Input}\colon (\overline{\mathsf{state}},\overline{\mathsf{data}}). \end{split} Route the appropriate data to each processor and then compute (\mathsf{state}'[i],\mathsf{R/W}[i],L[i],z[i]) := C^\Pi_{\mathsf{CPU}_i}(\mathsf{state}[i],\mathsf{data}[i]) \text{ for each processor } \mathsf{CPU}_i. \text{ Post-process the queries so that the collision-free property is held, then set } \mathsf{q}[i] := (\mathsf{R/W}[i],L[i],z[i],\mathsf{cpuDKey}[i]) \text{ and output } \mathsf{rootqKey}_\mathsf{q} \text{ and } \mathsf{cpuSKey}[i]_{\mathsf{state}'[i]}, \text{ or a halt signal.} \end{split}
```

Figure 6: Formal description of the step circuit.

```
Cleaf [i,k,\mathsf{dKey},\mathsf{qKey}]
System parameters: \epsilon (Will be set to \frac{1}{\log M} as we will see later.)

Hardcoded parameters: [i,k,\mathsf{dKey},\mathsf{qKey}]
Input: (\mathsf{data},\mathsf{q}=(goto,\mathsf{R}/\mathsf{W},L,z,\mathsf{cpuDKey})).

Set \mathsf{p}:=goto and \mathsf{p}':=\left\lfloor\left(\frac{1}{2}+\epsilon\right)k\right\rfloor. We now have three cases:

1. If k<\mathsf{p}-1 then we output (\mathsf{outdKey},\mathsf{outqKey}):=(\mathsf{dKey}_{\mathsf{data}},\mathsf{qKey}_{\mathsf{q}}).

2. If k\geq\mathsf{p}+\kappa then abort with output OVERCONSUMPTION-ERROR-I.

3. If \mathsf{p}-1\leq k<\mathsf{p}+\kappa then: If \mathsf{R}/\mathsf{W}=\mathsf{read} then output (\mathsf{dKey}_{\mathsf{data}},\mathsf{cpuDKey}_{\mathsf{data}}), else if \mathsf{R}/\mathsf{W}=\mathsf{write} then output (\mathsf{dKey}_z,\mathsf{cpuDKey}_z).
```

Figure 4: Formal description of the leaf Memory Circuit. This is identical to $\mathsf{C}^{\mathsf{leaf}}[i, k, \mathsf{dKey}, \mathsf{qKey}]$ in [7]. See the next page for Figure 5 describing the full GData algorithm.

```
The \mathsf{GProg}(1^\kappa, 1^{\log N}, 1^t, \Pi, s, t_{old}) procedure proceeds as follows.

1. For processor i, any \mathsf{cpuSKey}^\tau[i] needed in the computation below is obtained as F_s(\mathsf{CPUstate}||\tau||i), and any \mathsf{cpuDKey}^\tau[i] is obtained as F_s(\mathsf{CPUdata}||\tau||i).

2. For \tau = t_{old}, \ldots, t_{old} + t - 1 do:

(a) Set \mathsf{qKey}^{0,0,\tau} := F_s(\mathsf{query}||0||0||\tau).

(b) \tilde{C}^\tau \leftarrow \mathsf{GCircuit}\left(1^\kappa, C^{\mathsf{step}}\left[\tau, \mathsf{qKey}^{0,0,\tau}, \overline{\mathsf{cpuSKey}^{\tau+1}}, \overline{\mathsf{cpuDKey}^{\tau+1}}\right], \overline{\mathsf{cpuSKey}^\tau}, \overline{\mathsf{cpuDKey}^\tau}\right)

3. Output \tilde{\Pi} := \left(m, \{\tilde{C}^\tau\}_{\tau \in \{t_{old}, \ldots, t_{old} + t - 1\}}, \overline{\mathsf{cpuDKey}^{t_{old}}}\right), s^{in} = \overline{\mathsf{cpuSKey}^{t_{old}}}
```

Figure 7: Formal description of GProg.

```
The algorithm \mathsf{GInput}(1^\kappa, \overline{x}, s^{in}) proceeds as follows.

1. Parse s^{in} as \overline{\mathsf{cpuSKey}} and output \tilde{x} := (\mathsf{cpuSKey}[i]_{x[i]}) for i = 0 \dots m.
```

Figure 8: Formal description of Glnput.

The algorithm $\mathsf{GData}(1^\kappa, D)$ proceeds as follows. Without loss of generality we assume that $N = 2^d$ (where N = |D|) where d is a positive integer. Let m the number of parallel memory accesses. We set $\epsilon = \frac{1}{\log N}$. We set and $b = \log(m)/\log(4/3)$, $B = \log^4 N$, and $\gamma = \log^3(N)$. We set $K_{b+1} = \gamma N/m$, and for each $b < i \in [d+1]$ and set $K_i = \lfloor \left(\frac{1}{2} + \epsilon\right) K_{i-1} \rfloor + \kappa$. Set $W_0 = m$ and $W_i = \lfloor \left(\frac{1}{2} + \delta\right) W_{i-1} \rfloor + \kappa$.

- 1. Let $s \leftarrow \{0,1\}^{\kappa}$.
- 2. Any $dKey^{d,j,k}$ needed in the computation below is obtained as $F_s(data||d||j||k)$. Similarly for any i, j, k, $rKey^{i,j,k} := F_s(rec||i||j||k)$ and $qKey^{i,j,k} := F_s(query||i||j||k)$ (truncated to the correct length, as not all qKeys have the same length).
- 3. For all $b < i < d, j \in [2^i], k \in [K_i]$, set

$$\overline{\mathsf{tKey}}^{i,j,0} := \left\{ \underbrace{\left\{ \mathsf{qKey}^{i+1,2j,l} \right\}_{l \in [\kappa]}}_{\text{left}} \;,\;\; \underbrace{\left\{ \mathsf{qKey}^{i+1,2j+1,l} \right\}_{l \in [\kappa]}}_{\text{right}} \right\}.$$

and if $\left\lfloor \left(\frac{1}{2} + \epsilon\right)(k+1) \right\rfloor > \left\lfloor \left(\frac{1}{2} + \epsilon\right)(k) \right\rfloor$, then set

$$\mathsf{newLtKey}^{i,j,k} = \mathsf{qKey}^{i+1,2j,\left\lfloor\left(\frac{1}{2}+\epsilon\right)(k+1)\right\rfloor+\kappa-1}, \mathsf{newRtKey}^{i,j,k} = \mathsf{qKey}^{i+1,2j+1,\left\lfloor\left(\frac{1}{2}+\epsilon\right)(k+1)\right\rfloor+\kappa-1}, \mathsf{newRtKey}^{i,j,k} = \mathsf{qKey}^{i,j,k} = \mathsf{qKey}^{i+1,2j+1,\left\lfloor\left(\frac{1}{2}+\epsilon\right)(k+1), \mathsf{qE}^{i,k} = \mathsf{qKey}^{i,k} = \mathsf{qKey}^{i+1,2j+1,\left\lfloor\left(\frac{1}{2}+\epsilon\right)(k+1), \mathsf{qE}^{i,k} = \mathsf{qKey}^{i,k} = \mathsf{qKey}^{i+1,2j+1,\left\lfloor\left(\frac{1}{2}+\epsilon\right)(k+1), \mathsf{qE}^{i,k} = \mathsf{qKey}^{i,k} = \mathsf{qKey$$

- , otherwise set $newLtKey^{i,j,k} = newRtKey^{i,j,k} = \bot$.
- 4. For all $i = b, j \in [2^i], k \in [N/m], \text{ set } \overline{\mathsf{tKey}}^{i,j,k} = \{\{\mathsf{qKey}}^{i+1,2j,Bk+l}\}_{l \in [B]}, \{\mathsf{qKey}}^{i+1,2j+1,Bk+l}\}_{l \in [B]}\}.$
- 5. For all $0 \le i < b, j \in [2^i], k \in [N/m]$, set $\overline{\mathsf{tKey}}^{i,j,k} = \{\mathsf{qKey}^{i+1,2j,k}, \mathsf{qKey}^{i+1,2j+1,k}\}$.
- 6. For all $j \in [2^d], k \in [K_d],$ $\tilde{C}^{d,j,k} \leftarrow \mathsf{GCircuit}\left(1^\kappa, \mathsf{C}^{\mathsf{leaf}}\left[d, k, \mathsf{dKey}^{d,j,k+1}, \mathsf{qKey}^{d,j,k+1}\right], \mathsf{dKey}^{d,j,k}, \mathsf{qKey}^{d,j,k}\right).$
- 7. For all $b < i < d, j \in [2^i], k \in [K_i],$ $\tilde{C}^{i,j,k} \leftarrow \mathsf{GCircuit}(1^\kappa, \mathsf{C}^\mathsf{node}\left[i, k, \mathsf{newLtKey}^{i,j,k}, \mathsf{newRtKey}^{i,j,k}, \mathsf{rKey}^{i,j,k+1}, \mathsf{qKey}^{i,j,k+1}\right], \mathsf{rKey}^{i,j,k}, \mathsf{qKey}^{i,j,k}).$
- 8. For all $i = b, j \in [2^i], k \in [N/m], \tilde{C}^{i,j,k} \leftarrow \mathsf{GCircuit}(1^\kappa, \mathsf{C}^{\mathsf{edge}}\left[i, k, W_i, \overline{\mathsf{tKey}}^{i,j,k}\right], \mathsf{qKey}^{i,j,k}).$
- $9. \text{ For all } 0 \leq i < b, j \in [2^i], k \in [N/m], \ \tilde{C}^{i,j,k} \leftarrow \mathsf{GCircuit}(1^\kappa, \mathsf{C}^{\mathsf{wide}}\left[i, k, W_i, \overline{\mathsf{tKey}}^{i,j,k}\right], \mathsf{qKey}^{i,j,k}).$
- 10. For all $j \in [2^d]$, set $\mathsf{Tab}(d,j) = \mathsf{dKey}_{D[j]}^{d,j,0}$
- $\text{11. For all } b < i \in [d], j \in [2^i], \text{ set } \mathsf{Tab}(i,j) := \mathsf{rKey}^{i,j,0}_{\mathsf{rec}^{i,j,0}}, \text{ where } \mathsf{rec}^{i,j,0} := (0,0,\mathsf{qKey}^{i+1,2j,0},\mathsf{qKey}^{i+1,2j+1,0},\overline{\mathsf{tKey}}^{i,j,0}).$
- $12. \ \text{Output} \ \tilde{D} := \left(\left\{ \tilde{C}^{i,j,k} \right\}_{i \in [d+1], j \in [2^i], k \in [K_i]}, \{\mathsf{Tab}(i,j)\}_{b < i \in [d+1], j \in [2^i]} \right) \ \text{and} \ s.$

Figure 5: Formal description of GData.

The algorithm $\mathsf{GEval}^{\tilde{D}}(\tilde{\Pi}, \tilde{x})$ proceeds as follows.

- 1. Parse $\tilde{\Pi}$ as $\left(t_{old}, \{\tilde{C}^{\tau}\}_{\tau \in \{t_{old}, \dots, t_{old} + t 1\}}, \mathsf{cpuDKey}\right), \tilde{x}$ as $\mathsf{cpuSKey}$ and \tilde{D} as $\left(\left\{\tilde{C}^{i,j,k}\right\}_{i \in [d+1], j \in [2^i], k \in [K_i]}, \left\{\mathsf{Tab}(i,j)\right\}_{i \in [d+1], j \in [2^i]}\right)$.
- 2. For $\tau \in \{t_{old}, \dots, t_{old} + t 1\}$ do:
 - (a) Evaluate $(\overline{\mathsf{cpuSKey}}, \mathsf{qKey}^{0,0,\tau}) := \mathsf{Eval}(\tilde{C}^\tau, (\overline{\mathsf{cpuSKey}}, \overline{\mathsf{cpuDKey}}))$. If an output y is produced by Eval instead, then output y and halt.
 - (b) Set $i = 0, j = 0, k = \tau$.
 - (c) For $i=0\ldots b-1, j=0\ldots 2^i, k=\tau$, evaluate $\mathsf{qKey}^{i+1,2j,\tau}, \mathsf{qKey}^{i+1,2j+1,\tau}:=\mathsf{Eval}(\tilde{C}^{i,j,k}, (\mathsf{qKey}^{i,j,\tau})).$
 - (d) Set $B' = |B(\frac{1}{2} + \delta)| + \kappa$.
 - (e) For $i = b, j = 0...2^i, k = \tau$, evaluate $\mathsf{qKey}^{i+1,2j,B'\tau}, \ldots, \mathsf{qKey}^{i+1,2j,B'\tau}, \ldots, \mathsf{qKey}^{i+1,2j,B'\tau}, \ldots, \mathsf{qKey}^{i+1,2j+1,B'\tau} := \mathsf{Eval}(\tilde{C}^{i,j,k}, (\mathsf{qKey}^{i,j,\tau})).$
 - (f) For $i = b + 1, j = 0 \dots 2^i, k = B'\tau \dots B'\tau + B' 1$
 - i. Set $qKey = qKey^{i,j,k}$, if $qKey \neq \bot$, evaluate the subtree as in GLO, i.e.
 - ii. Evaluate outputKey := $\text{Eval}(\tilde{C}^{i,j,k},(\mathsf{Tab}(i,j),\mathsf{qKey})).$
 - A. If outputKey is parsed as $(\mathsf{rKey}, \mathsf{qKey}^{i',j',k'})$ for some i', j', k', then set $\mathsf{Tab}(i,j) := \mathsf{rKey}, \mathsf{qKey} := \mathsf{qKey}^{i',j',k'}, (i,j,k) = (i',j',k')$ and go to $\mathsf{Step}\ 2(\mathsf{f})$ ii.
 - B. Otherwise, set (dKey, cpuDKey[u]) := outputKey, and Tab(i, j) := dKey, where u is the appropriate CPU id.
 - iii. When all subtrees finish evaluating, increment τ and go to Step 2

Figure 9: Formal description of GEval.

4 Cost and Correctness Analysis

4.1 Overall Cost

In this section, we analyze the cost and correctness of the algorithms above, before delving into the security proof. We work with $d = \log N$, $b = \log(m)/\log(4/3)$, $\epsilon = \frac{1}{\log N}$, $\gamma = \log^3 N$, and $B = \log^4 N$. First, we observe from the GLO construction, that $|C^{\mathsf{node}}|$ and $|C^{\mathsf{leaf}}|$ are both $\mathsf{poly}(\log N, \log T, \log m, \kappa)$, and that the CPU step (with the fixed network of inter-CPU communication) is $m \cdot \mathsf{poly}(\log N, \log T, \log m, \kappa)$.

It remains to analyze the size of $|C^{\mathsf{wide}}|$ and $|C^{\mathsf{edge}}|$. Depending on the level in which these circuits appear, they may be of different sizes. Note, if we let $W_0 = m$ and $W_i = \lfloor (\frac{1}{2} + \delta) W_{i-1} \rfloor + \kappa$, then $|C^{\mathsf{wide}}|$ at level i is of size $(W_i + 2W_{i+1}) \cdot \mathsf{poly}(\log N, \log T, \log m, \kappa)$. We also note $|C^{\mathsf{edge}}|$ has size at most $3B \cdot \mathsf{poly}(\log N, \log T, \log m, \kappa) = \mathsf{poly}(\log N, \log T, \log m, \kappa)$.

We calculate the cost of the individual algorithms.

4.1.1 Cost of GData

The cost of the algorithm $\mathsf{GData}(1^\kappa, D)$ is dominated by the cost of garbling each circuit (the table generation is clearly $O(N) \cdot \mathsf{poly}(\log N, \log T, \log m, \kappa)$). We give a straightforward bound of $K_{b+1+i} \leq \left(\frac{1}{2} + \epsilon\right)^i (BN/m + i\kappa)$ and $W_i \leq \left(\frac{1}{2} + \epsilon\right)^i (m + i\gamma)$. Recall that we garble enough circuits We must be careful in calculating the cost of the wide circuits, as they cannot be garbled in $\mathsf{poly}(\log N, \log T, \log m, \kappa)$ time, seeing as how their size depends on m. Thus we require a more careful bound, and the cost of garblings of C^node (ignoring $\mathsf{poly}(\log N, \log T, \log m, \kappa)$) factors) is given as

$$\sum_{i=0}^{b} 2^{i} N/m W_{i} + \sum_{i=b+1}^{d-1} 2^{i} K_{i}$$

$$\leq N/m \sum_{i=0}^{b} (1 + 2\epsilon)^{i} (m + b\gamma) + \sum_{i=0}^{d-b-2} 2^{i+b+1} K_{b+1+i}$$

$$\leq N/m e^{2b\epsilon} (m + b\gamma) + 2^{b+1} e^{2d\epsilon} (BN/m + d\kappa)$$

Plugging in the values for $d, b, \epsilon, \gamma, B$, we obtain that this cost is $N \cdot \mathsf{poly}(\log N, \log T, \log m, \kappa)$.

4.1.2 Cost of GProg

The algorithm $\mathsf{GProg}(1^\kappa, 1^{\log N}, 1^t, P, s, t_{old})$ computes t $\mathsf{cpuSKeys}, \mathsf{cpuDKeys}$, and qKeys . It also garbles t C^{step} circuits and outputs them, along with a single $\mathsf{cpuSKey}$. Since each individual operation is $m \cdot \mathsf{poly}(\log N, \log T, \log m, \kappa)$, the overall space cost is $\mathsf{poly}(\log N, \log T, \log m, \kappa) \cdot t \cdot m$, though despite the larger space, it can be calculated in m-parallel time $\mathsf{poly}(\log N, \log T, \log m, \kappa) \cdot t$.

4.1.3 Cost of Glnput

The algorithm $\mathsf{GInput}(1^{\kappa}, \overline{x}, s^{in})$ selects labels of the state key based on the state as input. As such, the space cost is $\mathsf{poly}(\log N, \log T, \log m, \kappa) \cdot m$, and again can be prepared in time $\mathsf{poly}(\log N, \log T, \log m, \kappa)$.

4.1.4 Cost of GEval

For the sake of calculating the cost of GEval, we assume that it does not abort with an error (which, looking ahead, will only occur with negligible probability). At each CPU step, one circuit is evaluated per node above and including level b. At some particular level i < b the circuit is wide and contains $O(W_i)$ gates (but shallow, and hence can be parallelized). From our analysis above, we know that $\sum_{i=0}^b 2^i W_i \leq \sum_{i=0}^b (1+2\epsilon)^i (m+b\gamma) \leq e^{2b\epsilon} (m+b\gamma)$, and can be evaluated in $\operatorname{poly}(\log N, \log T, \log m, \kappa)$ time given m parallel processors. For the remainder of the tree, we can think of virtually spawning 2^{b+1} processes where each process sequentially performs B queries against the subtrees. The query time below level b is calculated from GLO of having amortized $\operatorname{poly}(\log N, \log T, \log m, \kappa)$ cost, and therefore incurs $2^{b+1} \cdot B \cdot \operatorname{poly}(\log N, \log T, \log m, \kappa)$ cost. However, $2^{b+1} \leq m$ and therefore can be parallelized down to $\operatorname{poly}(\log N, \log T, \log m, \kappa)$ overhead.

4.2 Correctness

The arrangement of the circuits below level b follows that of the GLO scheme, and by their analysis, the errors OVERCONSUMPTION-ERROR-I and OVERCONSUMPTION-ERROR-II do not occur except with

a negligible probability. Therefore, for correctness, we must show that KEY-OVERFLOW-ERROR never occurs except with negligible probability, both at C^{wide} and C^{edge} .

Claim 4.1. KEY-OVERFLOW-ERROR with probability negligible in N.

Proof. The only two ways this error is thrown is if a wide circuit of a parent of level i attempts to place more than W_i CPU keys into a child node at level i, or an edge circuit fails the bound $w \leq B$. We show that this cannot happen with very high probability. In order to do so, we first put a lower bound on W_i and then show that the probability that a particular query will cause a node at level i to have more than W_i CPU keys is negligible. We have that

$$W_{i} = (\frac{1}{2} + \epsilon)^{i} m + \sum_{j=0}^{i-1} (\frac{1}{2} + \epsilon)^{j} \gamma \ge \frac{m}{2^{i}} + \frac{2m\epsilon}{2^{i}} + \gamma$$

Our goal is to bound the probability that if we pick m random leaves that more than W_i paths from the root to those leaves go through a particular node at level i. Of course, the m random leaves are chosen to be uniformly distinct values, but we can bound this by performing an easier analysis where m are chosen uniformly at random with repetition.

We let X be a variable that indicates the number of paths that take a particular node at level i. We can treat X as a sum of m independent trials, and thus expect $\mu = \frac{m}{2^i}$ hits on average. We set $\delta = 2\epsilon + \frac{\gamma}{\mu}$. Then by the strong form of the Chernoff bound, we have:

$$Pr[X > W_i] \le Pr[X > \frac{m}{2^i} + \frac{2m\epsilon}{2^i} + \gamma]$$

$$\le Pr[X > \mu(1+\delta)] \le \exp\left[-\frac{\delta^2 \mu}{2+\delta}\right]$$

$$\le \exp\left[-\delta \mu \left(\frac{\delta}{1+\delta}\right)\right] \le \exp\left[-(2\epsilon\mu + \gamma)\left(\frac{2\epsilon + \gamma/\mu}{2 + 2\epsilon + \gamma/\mu}\right)\right]$$

$$\le \exp\left[-(2\epsilon\mu + \gamma)\left(\frac{2\epsilon}{3}\right)\right] \le \exp\left[-\frac{2}{3}(2\epsilon^2\mu + \epsilon\gamma)\right]$$

Since $\epsilon \gamma = \frac{\log^3 N}{\log N}$, this is negligible in N.

Finally, need to show that $W_b \leq B$ so that C^{edge} does not cause the error. Here, we use the upper boundfor W_b , and assume $\log N > 4$. We calculate:

$$W_b \le \left(\frac{1}{2} + \epsilon\right)^b (m + b\gamma) \le \left(\frac{1}{2} + \frac{1}{4}\right)^b (m + b\gamma)$$
$$\le \left(\frac{3}{4}\right)^{\log(m)/\log(4/3)} (m + b\gamma) \le \frac{1}{m} (m + b\gamma)$$
$$\le \log^4 N = B$$

5 UMA2-security Proof

In this section we state and prove our main technical contribution on fully black-box garbled parallel RAM that leads to our full theorem. Below, we provide our main technical theorem:

16

Theorem 5.1 (UMA2-security). Let F be a PRF and (GCircuit, Eval, CircSim) be a circuit garbling scheme, both of which can be built from any one-way function in black-box manner. Then our construction (GData, GProg, GInput, GEval) is a UMA2-secure garbled PRAM scheme for m-processor uniform parallel access programs running in total time T < N/m making only black-box access to the underlying OWF.

Proof.

Informally, at a high level, we can describe our proof as follows. We know that below level b, the circuits can all be properly simulated due to the fact they are constructed identically to that of GLO (except there are simply more circuits). On the other hand, circuits above this level have no complex parent-to-child wiring, i.e. for each time step, every parent contains exactly the keys for its two children at that time step and not any other time step. Furthermore, circuits within a node above level b do not communicate to each other. Thus, simulating these circuits are straightforward: at time step t_{old} , simulate the root circuit $\tilde{C}^{0,0,\tau}$ then simulate the next level down $\tilde{C}^{1,0,\tau}$ and $\tilde{C}^{1,1,\tau}$ and so forth.

The formal analysis is as follows. Since we are proving UMA2-security, we know ahead of time the number of time steps, the access locations, and hence the exact circuits that will be executed and in which order. Of course, we are evaluating circuits in parallel, but as we shall see, whenever we need to resolve the ordering of two circuits are being executed in parallel, we will already be working in a hybrid in which they are independent of one another, and hence we can arbitrarily assign an order (lexicographically). Let CircSim be the garbled circuit simulator, and let U be the total number of circuits that will be evaluated in the real execution. We show how to construct a simulator Sim and then give a series of hybrids $\hat{H}^0, H^0, \dots, H^U, \hat{H}^U$ such that the first hybrid outputs the $(\tilde{D}, \tilde{\Pi}, \tilde{x})$ of the is the real execution and the last hybrid is the output of Sim, which we will define. The construction will have a similar structure of previous garbling hybrid schemes, and for the circuits below level b we use the same analysis as in [7], but still the proof will require new analysis for circuits above level b. H^0 is the real execution with the PRF F replaced with a uniform random function (where previously evaluated values are tabulated). Since the PRF key is not used in evaluation, we immediately obtain $\hat{H}^0 \stackrel{\text{comp}}{\approx} H^0$.

Consider the sequence of circuits that would have been evaluated given MemAccess. This sequence is entirely deterministic and therefore we let S_1, \ldots, S_U be this sequence of circuits, e.g. $S_1 = \tilde{C}^0$ (the first parallel CPU step circuit), $S_2 = \tilde{C}^{0,0,0}$ (the first root circuit), H^u simulates the first u of these circuits, and generates all other circuits as in the real execution.

Hybrid Definition: $(\tilde{D}, \tilde{\Pi}, \tilde{x}) \leftarrow H^u$

The hybrid H^u proceeds as follows: For each circuit not in S_1, \ldots, S_u , generate it as you would in the real execution (note that GData can generate circuits using only, and for each circuit S_u, \ldots, S_1 (in that order) we simulate the circuit using CircSim by giving it as output what it would have generated in the real execution or what was provided as the simulated input labels. Note that this may use information about the database D and the inputs \overline{x} , and our goal is to show that at the very end, Sim will not need this information.

We now show $H^{u-1} \stackrel{\text{comp}}{\approx} H^u$. Either S_u is a circuit in the tree, in which case let i be its level, or else S_u is a CPU step circuit. We now analyze the possible cases:

- 1. i = 0: In a root node, the only circuit that holds its qKey is the previous step node, which would have already been simulated, so the output of CircSim is indistinguishable from a real garbling.
- 2. $0 < i \le b$: In a wide or edge node, the only circuit that holds its qKey is the parent circuit

from the same time step. Since this was previously evaluated and simulated, we can again simulate this circuit with CircSim.

- 3. i = b + 1: In the level below the edge node, the circuits are arranged as in the root of the GLO construction. However, the qKey and rKey inputs for these circuits now can either come from the parent (edge circuit) or a predecessor thin circuit in the same level. These can be handled in batches of B, sequentially, because every node still has a distinct parent that holds its qKey (that will never be passed on to subsequent parents, as edge circuits do not pass information from one to the next), as well as its immediate predecessor which will already have been simulated. Thus, again we can invoke CircSim.
- 4. i > b + 1: Finally, these nodes all behave as in the GLO construction, and so by the analysis of their construction, these nodes can all also be simulated.

In the final case, if S_u is a CPU step circuit, then only the CPU circuit of the previous time step has its $\overline{\text{cpuSKey}}$. On the other hand, its $\overline{\text{cpuDKey}}$ originated from the previous CPU step, but was passed down the entire tree. Due to the way we order the circuits, we ensure that all parallel steps have been completed before this circuit is evaluated, and this ensures that any circuit that passed a cpuDKey as a value have already been simulated in an earlier hybrid. Thus, any distinguisher of H^{u-1} and H^u can again be used to distinguish between the output of CircSim and a real garbling.

After the course of evaluation, there will be of course unevaluated circuits in the final hybrid \hat{H}^U . As with [7], we use the same circuit encryption technique (see Appendix B in [8] for a formal proof) and encrypt these circuits so that partial inputs of a garbled circuit reveal nothing about the circuit.

Therefore, our simulator $\operatorname{Sim}(1^{\kappa}, 1^{N}, 1^{t}, \overline{y}, 1^{D}, \operatorname{MemAccess} = \{L^{\tau}, z^{\operatorname{read}, \tau}, z^{\operatorname{write}, \tau}\}_{\tau=0,\dots,t-1})$ can output the distribution \hat{H}^{U} without access to D or \overline{x} . We see this as follows: the simulator, given $\operatorname{MemAccess}$ can determine the sequence S_1, \dots, S_U . The simulator starts by first replacing all circuits that won't be evaluated by replacing them with encryptions of zero. It then simulates the S_u in reverse order, starting with simulating S_U using the output \overline{y} , and then working backwards simulates further ones ensuring that their output is set to the appropriate inputs.

6 Main Theorem

We complete the proof of our main theorem in this section, where we combine our UMA2-secure GPRAM scheme with statistical OPRAM. First, we state a theorem from [3]:

Theorem 6.1 (Theorem 3.4 from [3]). There exists an activation-preserving, collision-free OPRAM compiler with polylogarithmic worst-case computational overhead and $\omega(1)$ memory overhead.

We make the additional observation that the scheme also produces a uniformly random access pattern that always chooses m random memory locations to read from at each step, hence a program compiled under this theorem satisfies the assumption of our UMA2-security theorem. We make the following remark:

REMARK ON CIRCUIT REPLENISHING As with many previous garbled RAM schemes such as [10, 9, 7], the garbled memory eventually becomes consumed and will needed to be refreshed. Our garbled memory is created for N/m timesteps and for the sake of brevity we refer the reader to [8] for the details of applying such a technique.

Then, by combining Theorem 6.1 with Theorem 5.1, we obtain our main theorem.

18

Theorem 6.2 (Main Theorem). Assuming the existence of one-way functions, there exists a fully black-box secure garbled PRAM scheme for arbitrary m-processor PRAM programs. The size of the garbled database is $\tilde{O}(|D|)$, size of the garbled input is $\tilde{O}(|x|)$ and the size of the garbled program is $\tilde{O}(mT)$ and its m-parallel evaluation time is $\tilde{O}(T)$ where T is the m-parallel running time of program P. Here $\tilde{O}(\cdot)$ ignores poly(log T, log |D|, log m, κ) factors where κ is the security parameter.

Acknowledgments

We thank Alessandra Scafuro for helpful discussions.

References

- [1] B. Applebaum, Y. Ishai, and E. Kushilevitz. From secrecy to soundness: Efficient verification via secure computation. In S. Abramsky, C. Gavoille, C. Kirchner, F. Meyer auf der Heide, and P. G. Spirakis, editors, ICALP (1), volume 6198 of Lecture Notes in Computer Science, pages 152–163. Springer, 2010.
- [2] N. Bitansky, S. Garg, H. Lin, R. Pass, and S. Telang. Succinct randomized encodings and their applications. In R. A. Servedio and R. Rubinfeld, editors, 47th Annual ACM Symposium on Theory of Computing, pages 439–448, Portland, OR, USA, June 14–17, 2015. ACM Press.
- [3] E. Boyle, K.-M. Chung, and R. Pass. Oblivious parallel RAM and applications. Cryptology ePrint Archive, Report 2014/594, 2014. http://eprint.iacr.org/2014/594.
- [4] R. Canetti and J. Holmgren. Fully succinct garbled RAM. Cryptology ePrint Archive, Report 2015/388, 2015. http://eprint.iacr.org/2015/388.
- [5] R. Canetti, J. Holmgren, A. Jain, and V. Vaikuntanathan. Succinct garbling and indistinguishability obfuscation for RAM programs. In R. A. Servedio and R. Rubinfeld, editors, 47th Annual ACM Symposium on Theory of Computing, pages 429–437, Portland, OR, USA, June 14–17, 2015. ACM Press.
- [6] Y.-C. Chen, S. S. M. Chow, K.-M. Chung, R. W. F. Lai, W.-K. Lin, and H.-S. Zhou. Computation-trace indistinguishability obfuscation and its applications. Cryptology ePrint Archive, Report 2015/406, 2015. http://eprint.iacr.org/2015/406.
- [7] S. Garg, S. Lu, and R. Ostrovsky. Black-box garbled RAM. In Annual Symposium on Foundations of Computer Science, FOCS 2015, 2015.
- [8] S. Garg, S. Lu, and R. Ostrovsky. Black-box garbled RAM. Cryptology ePrint Archive, Report 2015/307, 2015. http://eprint.iacr.org/2015/307.
- [9] S. Garg, S. Lu, R. Ostrovsky, and A. Scafuro. Garbled RAM from one-way functions. In R. A. Servedio and R. Rubinfeld, editors, 47th Annual ACM Symposium on Theory of Computing, pages 449–458, Portland, OR, USA, June 14–17, 2015. ACM Press.
- [10] C. Gentry, S. Halevi, S. Lu, R. Ostrovsky, M. Raykova, and D. Wichs. Garbled RAM revisited. In P. Q. Nguyen and E. Oswald, editors, Advances in Cryptology – EUROCRYPT 2014, volume 8441 of Lecture Notes in Computer Science, pages 405–422, Copenhagen, Denmark, May 11–15, 2014. Springer, Heidelberg, Germany.
- [11] C. Gentry, S. Halevi, M. Raykova, and D. Wichs. Outsourcing private RAM computation. In 55th Annual Symposium on Foundations of Computer Science, pages 404–413, Philadelphia, PA, USA, Oct. 18–21, 2014. IEEE Computer Society Press.
- [12] O. Goldreich. Towards a theory of software protection and simulation by oblivious RAMs. In A. Aho, editor, 19th Annual ACM Symposium on Theory of Computing, pages 182–194, New York City,, New York, USA, May 25–27, 1987. ACM Press.

- [13] O. Goldreich and R. Ostrovsky. Software protection and simulation on oblivious RAMs. *J. ACM*, 43(3):431–473, 1996.
- [14] V. Koppula, A. B. Lewko, and B. Waters. Indistinguishability obfuscation for turing machines with unbounded memory. In R. A. Servedio and R. Rubinfeld, editors, 47th Annual ACM Symposium on Theory of Computing, pages 419–428, Portland, OR, USA, June 14–17, 2015. ACM Press.
- [15] S. Lu and R. Ostrovsky. How to garble RAM programs. In T. Johansson and P. Q. Nguyen, editors, Advances in Cryptology – EUROCRYPT 2013, volume 7881 of Lecture Notes in Computer Science, pages 719–734, Athens, Greece, May 26–30, 2013. Springer, Heidelberg, Germany.
- [16] R. Ostrovsky. Efficient computation on oblivious RAMs. In 22nd Annual ACM Symposium on Theory of Computing, pages 514–523, Baltimore, Maryland, USA, May 14–16, 1990. ACM Press.
- [17] A. C.-C. Yao. Protocols for secure computations (extended abstract). In 23rd Annual Symposium on Foundations of Computer Science, pages 160–164, Chicago, Illinois, Nov. 3–5, 1982. IEEE Computer Society Press.