

Quantitative Intellectual Property Protection Using Physical-Level Characterization

Sheng Wei, Ani Nahapetian, Miodrag Potkonjak

Abstract—Hardware metering, the extraction of unique and persistent identifiers (IDs), is a crucial process for numerous integrated circuit (IC) intellectual property protection tasks, including protecting designs from unauthorized manufacturing. The currently known hardware metering approaches, however, are subject to alternations due to device aging, since they employ unstable manifestational IC properties. We, on the other hand, have developed the first robust hardware metering approach by using physical-level gate proprieties for ID generation. By using effective channel length, which is resilient to aging, and threshold voltage, which is essentially independent across gates and suitable for calculating the uniqueness of the IDs, we overcome the limitations of the previous work. Also, despite the increase in threshold voltage that occurs with aging, the original threshold voltage value can be extracted through intentional additional IC aging.

Our ID generation procedure first employs two types of side channels, namely switching power and leakage current, to extract metering results for each gate. Next, we show that localized delay measurements alone are sufficient for accurate characterization of large sets of gates. Finally, by using threshold voltage for ID creation, we are able to quantify the probability of coincidence between legitimate and pirated ICs. The application of the approach to a set of benchmarks quantitatively establishes the effectiveness of the new hardware metering approach.

I. INTRODUCTION

With the rapid growth of integrated circuit (IC) outsourcing, hardware metering has become an important procedure in identifying any unauthorized IC manufacturing carried out by untrusted foundries [13][15][14][2]. Hardware metering [1][16] is the process of differentiating legitimate ICs from pirated ICs, by verifying a unique identifier associated with the IC. There exist two general classes of hardware metering approaches: active and passive. In active hardware metering, either new hardware or a programmable model is inserted into the IC to generate unique identifiers (IDs) [18][5]. In the more sophisticated passive metering schemes [16][4], the inherent uniqueness of the ICs, which is a result of intrinsic process variation, is leveraged to determine a unique ID for the IC, without modifying the IC design or manufacturing process.

Current passive hardware metering techniques [16][4] extract IC IDs using manifestational properties, such as leakage

power, switching power, and delay of gates. There are four significant drawbacks to the current state-of-the-art passive metering approaches.

First, manifestational properties have been shown to vary and age non-uniformly under the combination of gate switching and variations in temperature and supply voltage [3]. IDs extracted after a gate has aged will be different from previously calculated and stored IDs, and thus IDs from legitimate ICs may be deemed invalid, undermining the entire approach. As a result, we argue that previous hardware metering techniques will malfunction as aging modifies the manifestational characteristics of gates.

Second, previously proposed approaches are cost prohibitive, due to their requirement for characterizing all the gates of an IC with a high level of precision. The process of extracting the manifestational characteristics of gates requires a great deal of input vector application to the IC [12], thus making the approach costly and impractical.

Third, the previously proposed approaches have difficulty in scaling to large ICs, since solving large systems of linear equations can be prohibitively time-consuming.

Finally, manifestational characteristics of gates are correlated across an IC [44][45]. Thus, it is not possible to quantify the uniqueness of the IDs extracted, and so the feasibility of an approach cannot be evaluated quantitatively.

We overcome these four challenges using two main advances. First, we employ two orthogonal sets of manifestational properties, namely power and delay, to uniquely identify the ICs and address the robustness issue caused by aging. We characterize the gate-level physical properties, such as the original threshold voltage, and use them as the IC IDs instead of the delay and power that were considered in the previous approaches. Even though threshold voltage will degrade with aging, we provide a procedure for extracting the original threshold voltage of a gate, from two or more non-original threshold voltage values. The original threshold voltage is independent of variations caused by aging, temperature, and supply voltage instability, and hence can serve as an effective IC identifier.

A second major advance of the passive hardware metering presented in this work is the cost reduction of the metering approach and the way it addresses the issue of scalability. We note that the major cost associated with the hardware metering process, which affects the scalability of the approach to large industrial-scale designs, is the number of power/delay measurements. In order to solve for gate-level properties, a large number of measurements is required comparable to the number of gates (variables) in the system of linear equations. This is

An earlier version of this paper [1] was presented at the 2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2011). S. Wei and M. Potkonjak are with the Computer Science Department, University of California, Los Angeles (UCLA), CA 90095, USA (email: shengwei@cs.ucla.edu, miodrag@cs.ucla.edu). A. Nahapetian is with the Computer Science Department, California State University, Northridge (CSUN), Northridge, CA 91330, USA, and also with the Computer Science Department, University of California, Los Angeles (UCLA), CA 90095, USA (e-mail: ani@cs.ucla.edu). This work was supported in part by the NSF under Awards CNS-0958369 and CNS-1059435.

considered infeasible for a design with millions of transistors, especially when the measurements have to be conducted for each single chip in the post-silicon stage considering the impact of process variation [6].

We have two approaches to address the scalability issue. Firstly, for the power characterization, we use IC segmentation [45] [46], which partitions the circuit into small independent regions and results in a hardware metering approach that is inherently cheaper, faster, and more scalable than previous approaches. IC segmentation involves selecting only a small subset of gates, instead of all the gates of the IC, for the purpose of physical gate-level characterization. By freezing a subpart of the primary inputs and varying other parts, a large circuit can be segmented into small pieces. Even for the case of characterizing all the gates of an IC, segmentation provides an efficient and scalable technique for accomplishing this goal. Secondly, we employ timing (delay) of the IC as an alternative source for side channel measurements. The key observation is that each delay measurement only relates to a small number of gates that are on the delay path, which significantly reduces the size of the linear program, especially when compared to linear programs generated for leakage power measurements.

The low probability of coincidence obtained from our simulation results demonstrates that the number of gates used to carry out metering can be limited. With only a small number of gates required for calculating the probability of coincidence, all remaining gates can be turned off during the metering process and a smaller number of measurements of the IC need to be made. Segmentation also provides the flexibility to vary the level of precision of hardware metering procedure. The size and number of the segments act as a parameter to be varied to minimize the false negative rate of pirated ICs, depending on the cost or availability of the IC measurements.

To summarize, our approach has four main advantages over the previous work. (1) Its functionality is maintained despite IC aging. (2) It is more cost-effective, as it minimizes the number of measurements that need to be carried out for characterization. (3) It is substantially more scalable, as it uses segments of the IC or localized delay measurements for gate characterization. (4) The probability of coincidence between legitimate and pirated ICs is fully quantifiable, without the limitations that the correlations of manifestational characteristics can cause. To verify our hardware metering process, the probability of coincidence of a pirated IC with a legitimate IC is calculated. We are able to demonstrate that threshold voltage can be used as the basis for the IC identifier, by showing that the probability of coincidence between ICs is highly unlikely. Additionally, the results show that process variation indeed allows threshold voltage to serve as a unique identifier for ICs. Furthermore, simulations were carried out to ensure that the threshold voltage could be recovered with enough accuracy to differentiate legitimate ICs from pirated ones.

The key contributions of the paper are the following.

- Successful use of persistent gate properties for passive hardware metering;
- Use of far fewer gates for identifier extraction, which results in a faster and more economical metering approach;
- Employment of delay as an alternative source of side

channel measurements, helping to address the issue with scaling to larger designs; and

- Demonstration of extremely low and favorable probabilities of coincidence between ICs, when using threshold voltage for gate characterization.

II. RELATED WORK

In this section, we summarize the related work in hardware metering and gate-level characterization, with an emphasis on the novelty of our proposed approach.

A. PUF-based Active Hardware Metering

Physically unclonable functions (PUFs) is a multi-input multi-output device whose input-output mapping is difficult to predict and reverse engineer and thus impossible to clone. Recently, PUF-based approach has been adopted as an active means of identifying the IC and conducting hardware metering [29][30][31] [32][33][34][35][36][37][38][39][40]. For example, Maes et al. [21] proposed a secure device activation protocol based on PUFs; Alkabani et al., [22] proposed a novel PUF-based active metering approach based on the manipulation of the original finite state machine; and Koeberl et al., [23] evaluated several PUF-based approaches, including memory-based [24][25][26][27] and delay-based PUFs [28]. The major difference between PUF-based approach and our approach is that the former is active IC metering, which requires additional hardware (i.e., PUFs) to be embedded in the IC. However, our approach does not introduce hardware instrumentations or area overhead and, more importantly, it applies to legacy ICs that have already been manufactured. It is important to note that, with the trend of transistor scaling, the legacy ICs often contain a large number of gates and thus IC segments that can serve as the candidates of IC metering.

B. Passive Hardware Metering

Passive hardware metering generates unique IDs without having to modify the IC design. Instead, it characterizes the gate-level characteristics of an IC and uses them to uniquely identify the chip. This approach leverages the presence of process variation [6], which naturally exists in the IC manufacturing process and which makes all ICs unique and different from their nominal design properties. Koushanfar et al [16] propose a CAD-based passive hardware metering approach, which characterizes each gate of an IC in terms of its delay on the critical path and uses the delay value as a unique identifier for an IC. Alkabani et al. [4] provide a nondestructive approach for gate-level characterization which analyzes the probability of collision of IDs in presence of intra- and inter-chip correlations. A hardware metering protocol is also introduced based on the proposed ID generation scheme. These passive metering approaches require a high degree of accuracy in the gate-level characterization results, and as we argue, are prone to malfunction, as gates exhibit changes to their manifestational properties over time.

C. Gate-level Characterization

Gate level characterization (GLC) under the impact of process variation has been assumed as a key step in many hardware security applications [9][11][12]. The basic approaches which have been proposed [4][10][16] characterize the manifestational properties of each gate by measuring the overall properties of the entire IC. Then, a system of linear equations is obtained from multiple measurements, based on the relationship between the physical and manifestational properties of each gate. A linear programming approach can be used to solve the system of equations and to obtain the characterization results. We leverage manifestational GLC for our robust hardware metering approach.

III. PRELIMINARIES

In this section, we introduce the system and analytical models that we employ in the discussion of our hardware metering approach, including process variation model, delay model, and device aging model.

A. Process Variation Model

Process variation is the major underpinning of all passive hardware metering approaches, as it introduces a distinction between ICs of the same design. It is due to the intense feature scaling of industrial CMOS. With the scaling of feature sizes, the physical limits of the devices are reached and uncertainty in the device size are increased [6]. Variations in transistor feature sizes and thus, in gate characteristics, e.g., delay or power, are inevitable. In present and pending technologies, the variation is large compared to the device dimensions. As a result, VLSI circuits exhibit a high degree of variability in both delay and power consumption.

In the discussion of this paper, we are referring to the models introduced by Asenov et al., [8] and Cline et al., [7], where threshold voltage and effective channel length are considered as the two major sources of process variation. In addition, we note that oxide capacitance (C_{ox}) and load capacitance (C_L) According to Boning et al., [41] and Markovic et al., [17], the variation of load capacitance is proportional to the variation of the channel length. Therefore, we evaluate the impact of PV in C_L together with L in the switching power model by using L^2 . As for C_{ox} , according to Iniewski et al., [42], the variation of C_{ox} is negligible compared to that of V_{th} .

B. Delay Model

The delay of a single logic gate can be expressed as

$$d = gh + p \quad (1)$$

where g and h are logical effort and electrical effort, respectively; and p is parasitic delay. In particular, we use the delay model in [17] that connects the gate delay to its sizing and operating voltages:

$$Delay = \frac{k_{tp} \cdot k_{fit} \cdot L^2}{2 \cdot n \cdot \mu \cdot \phi_t^2} \cdot \frac{V_{dd}}{(\ln(e^{\frac{(1+\sigma)V_{dd}-V_{th}}{2 \cdot n \cdot \phi_t}} + 1))^2} \cdot \frac{\gamma_i \cdot W_i + W_{i+1}}{W_i} \quad (2)$$

where subscripts i and $i + 1$ represent the the driver and load gates, respectively; γ is the ratio of gate parasitic to input capacitance; and k_{tp} and k_{fit} are fitting parameters.

C. Aging Model

We use the aging model proposed in paper [3] for our threshold voltage (V_{th}) recovery scheme. The time dependence of V_{th} shift due to negative bias temperature instability (NBTI) follows the fractional power law, as shown in the following equation:

$$\Delta V_{th} = A \cdot e^{\beta V_G} \cdot e^{-E_\alpha/kT} \cdot t^{0.25} \quad (3)$$

where V_G is the applied gate voltage; A and β are constants; E_α is the measured activation energy of the NBTI process; T is the temperature; and t is the current time.

We age a logic gate by applying input vectors that stress the transistors that consist of the gates, i.e., setting the transistors to the open state. Due to the NBTI effects, the transistors that are under stress will be aged following the aging model shown in Equation (3). Also, a higher operating temperature and stress voltage will further speed up the V_{th} shift. For example, Schroder et al. [43] reported that the threshold voltage can be increased by 10 mV under approximately 10^4 sec stress time, under $V_G = -2.3V$ and $T = 100^\circ C$. As prior work, researchers from our group have conducted aging on Xilinx FPGAs. The method to age a specific LUT on a specific slice is to instantiate the LUT in HDL with a constant value to its inputs (i.e., the aging input vector that stresses the PMOS transistors), and apply location constraint in the synthesis tool to map it to a specific cell.

IV. APPROACH TO ROBUST HARDWARE METERING

In subsections IV.A and IV.B, we provide an overview of our new passive hardware metering approach. The specifics of each phase of the approach are detailed in the remaining subsections, including how to carry out IC segmentation, physical level GLC, and original threshold voltage recovery.

A. Robust Hardware Metering Approach

Figure 1 shows the overall procedure for robust hardware metering using physical and persistent characteristics of gates. Manifestational characteristics are used to derive threshold voltage values, as well as effective channel length (L). Then, the original threshold voltage can be determined through threshold voltage (V_{th}) recovery. Next, the original threshold voltage values for an IC are individually or aggregately compared to the known threshold voltage values for legitimate ICs. If there is a match, the hardware is deemed to be legitimate, otherwise the IC is deemed to a pirated and an unauthorized IC.

We summarize the procedure of the robust hardware metering approach in Algorithm 1. First, we conduct manifestational GLC [4][12], which derives the side channels (e.g., leakage power and switching power) of individual gates from power measurements using linear programming (LP). Second, we use the manifestational GLC results to determine the current




Fig. 1. Provides an overview of the proposed hardware metering technique, for the differentiation of legitimate and pirated ICs.

threshold voltage of the gates via non-linear programming (NLP). Next, we conduct two or more measurements separated by gate aging, which enables us to calculate the original threshold voltage before any aging effects take place.

Algorithm 1 – Robust Hardware Metering

Input: IC and IC segment netlist
Output: $V_{th}(t_0)$ for all selected gates

- 1: **For** all or selected segments in IC
- 2: **For**(all pairs of applied input vectors)
- 3: Obtain IC leakage and power measurements
- 4: Solve LP to determine gate level leakage and power
- 5: **End For**
- 6: **For**(all gates in a segment)
- 7: Solve NLP to determine gate-level $V_{th}(t_i)$
- 8: $V_{th}(t_0) = V_{th_Recovery}(V_{th}(t_1), V_{th}(t_2), \dots, V_{th}(t_n))$
- 9: **End For**
- 10: **End For**

As the original threshold voltage (and/or effective channel length) values for all legitimate ICs are recorded after manufacturing, the derived persistent gate characteristics can be used to verify and meter ICs.

B. Example

We demonstrate the three main phases of our new hardware metering approach using ISCAS benchmark c17, as shown in Figure 2. First, at two different time instances, labeled $t=1$ and $t=2$, side-channel measurements are made by applying vector pairs to the IC. We derive the normalized leakage and switching power of each gate using manifestational GLC. Then, in the second phase, we conduct physical level GLC

using the characterized switching and leakage power values. The threshold voltages at $t=1$ and $t=2$ can be obtained from the physical level GLC results. Finally, in the third phase, we recover the original threshold voltage based on the threshold voltages at $t=1$ and $t=2$ following the aging model (i.e., Equation (3)). The example given in Figure 3 demonstrates that some characterization error can occur. Our simulation results, however, show that these errors tend to be too small to affect the effectiveness of the metering scheme.




Fig. 2. c17 example from ISCAS 85 benchmark used as an example to demonstrate the three main phases of our new hardware metering approach.

C. Segmentation

One of the major difficulties in physical GLC-based hardware metering is that there are large numbers of gates in the pertinent ICs, which require a long running time for characterization. With our approach, since we use the combination of gate IDs for hardware metering, a small number of gates would suffice to differentiate ICs from each other. Therefore, we develop a segmentation-based approach to select only a small subset of gates for the purpose physical level characterization and hardware metering. We define a segment S in a circuit as a group of gates that are the transitive fan-out of a certain set of inputs I . Therefore, by varying the input vectors for I and freezing any other inputs, we are able to change the input/output signals of the gates in S while freezing the other gates in the circuit. In this way, we can narrow down the gates for manifestational and physical GLC to only the gates in a few segments.

Consider the segmentation example in Figure 4. We first partition the circuit into two segments. We obtain Segment 1 (gates X1, X2, and X5) by freezing inputs 3 and 4 and applying different input vectors to inputs 1 and 2. Similarly, we obtain Segment 2 (gates X3, X4, X5, and z) by freezing inputs 1 and 2.

Our goal in selecting the segments is to lower the cost of physical GLC while maintaining GLC accuracy. Since the major cost in GLC is the power measurement, we aim to select those gates that require a small number of equations for GLC. In other words, the selected inputs must have good controllability over the gates in the segments. We quantify controllability using a ratio of the number of inputs and the number of gates, or the controllability ratio (CR). Furthermore, based on our observation that the GLC running time dramatically grows with the addition of more gates for characterization; therefore, we select small segments for GLC. These GLC characteristics motivate our segment selection algorithm shown in Algorithm 2.

Gate	t=1		t=2	
	Normalized Leakage Power	Normalized Switching Power	Normalized Leakage Power	Normalized Switching Power
1	16.10	3.85	12.36	3.85
2	14.91	3.80	11.51	3.80
3	13.28	3.80	10.22	3.80
4	20.97	3.90	16.08	3.90
5	13.08	3.85	10.40	3.85
6	24.59	4.03	18.65	4.03

(a) Manifestational GLC

Gate	t=1	t=2
	Characterized $V_{th}(1)$ (Normalized)	Characterized $V_{th}(2)$ (Normalized)
1	0.56	0.61
2	0.56	0.61
3	0.59	0.65
4	0.51	0.56
5	0.49	0.54
6	0.51	0.56

(b) Physical Level GLC

Gate	Recovered $V_{th}(0)$ (Normalized)	Actual $V_{th}(0)$ (Normalized)
1	0.39	0.39
2	0.39	0.39
3	0.43	0.43
4	0.34	0.34
5	0.32	0.32
6	0.34	0.34

(c) Original Threshold Voltage Recovery

Fig. 3. GLC and recovery results of the benchmark c17: (a) manifestational GLC, (b) physical level GLC, and (c) original threshold voltage recovery.




Fig. 4. Simple IC segmentation example. Where segment 1 is represented with a dotted line and segment 2 is represented with a solid line.

Algorithm 2– Segment Selection for Hardware Metering

Input: netlist of the target IC
Output: selected segments set Seg for hardware metering
1: **For** each input I_i in IC
2: $S(I_i) = S_i$, where S_i is transitive fanout gate set of I_i
3: **End For**
4: **While** ($\text{size}(Seg) < s$)
5: Insert $S(I_k)$ into Seg , where $\text{size}(S_k \cup Seg) < \text{size}(S_t \cup Seg)$, for any $t \neq k$
6: **End While**
7: **Return** Seg

In segment selection, we first identify the unit segment $S(I_i)$ which is controlled by each single input I_i . Next, we keep inserting $S(I_i)$ into the selected segment set (Seg) in such a way that the number of additional gates in Seg is minimal in each step. This ensures that the number of overlapping gates between the selected segments is minimized, and the CR is maximized. The algorithm terminates when the total number of selected gates in Seg reaches s , which is a parameter we define to indicate the number of required gates for hardware metering.

D. Physical GLC for Hardware Metering

In Physical GLC, we conduct leakage and switching power measurements in order to characterize gate-level threshold voltage values. Then, we employ the equations for gate-level leakage power (i.e., Equation (4)) and switching power (i.e., Equation (5)) [17] to solve for the current threshold voltage.

$$P_{leakage} = 2 \cdot n \cdot \mu \cdot C_{ox} \cdot \frac{W}{L} \cdot \phi_t^2 \cdot D \cdot V_{dd} \cdot e^{\frac{\sigma \cdot V_{dd} - V_{th}}{n \cdot \phi_t}} \quad (4)$$

$$P_{switching} = \alpha \cdot C_L \cdot W \cdot L \cdot V_{dd}^2 \quad (5)$$

where α is the switching probability, n is the subthreshold slope, μ is the mobility, C_{ox} is the oxide capacitance, C_L is the load capacitance, W is the gate width, L is the effective channel length, ϕ_t is the thermal voltage, σ is the drain induced barrier lowering (DIBL) factor, V_{dd} is the supply voltage, D is clock period, and V_{th} is the threshold voltage.

There are two variables in the gate-level leakage power and switching power formulas that are subject to process variation: threshold voltage (V_{th}) and effective channel length (L). We first conduct manifestation-level GLC to characterize gate-level leakage power and switching power. Then, we formulate two non-linear equations according to Equation (4) and (5). By solving these two equations for each gate, we can characterize the gate-level physical properties, i.e., V_{th} and L .

E. Threshold Voltage Recovery

We are able to recover the original threshold voltage of gate, despite gate aging. Following the aging model, given in Equation (3) [3], we solve for the original threshold voltage, $V_{th}(t_0)$. To accomplish the original threshold voltage recovery, we start our metering from time t_1 when the threshold

voltage of the gate is $V_{th}(t_1)$. We age the gate for time ΔT and measure the increased threshold voltage as $V_{th}(t_2)$. By repeating this process, we can formulate a system of non-linear equations of the following type, where m is the number of threshold voltage measurements:

$$V_{th}(t_1) = V_{th}(t_0) + K * t_1^{0.25} \quad (6)$$

$$V_{th}(t_i) = V_{th}(t_0) + K * (t_{i-1} + \Delta T)^{0.25}, \quad 1 < i \leq m \quad (7)$$

By solving these non-linear equations, we can obtain $V_{th}(t_0)$, the original threshold voltage that we use as the ID. As shown in Figure 5, we solve the system of non-linear equations using the Gauss-Newton method.




Fig. 5. Threshold voltage recovery using Gauss-Newton method for solving the system of non-linear equations.

V. HARDWARE METERING USING TIMING CHARACTERIZATION

In this section, we discuss the details of our timing-based hardware metering approach, which serves as an alternative to the power-based approach and has the potential to reduce the metering costs.

A. Motivation

Power-based GLC can recover the physical properties of all the gates in an IC and leverage them for uniquely identifying each individual chip for the purpose of metering. Furthermore, since there are huge numbers of gates on each chip in modern IC technologies, the resulting IC IDs have extremely low probabilities of colliding with each other and yielding identical IDs for two different chips. However, the GLC approach can be made more efficient in practice, if the following issues are addressed:

- *Cost of measurements.* The cost of leakage power measurements is high when many measurements are made for each individual chip in the post-silicon stage.
- *Scalability.* With the power-based approach, all the gates are involved and contributing to the total leakage power. Consequently, the linear programs for manifestational GLC are huge, which present issues when scaling to millions of transistors.

In order to address these two challenges associated with the power-based GLC, we leverage circuit timing (or delay) for identifying each chip. We argue that delay-based detection methods are more scalable, as only a small subset of gates are considered on a measured delay path. Also, delay measurement techniques, such as delay fault based methods [20], have been well studied and would require less cost and overhead when applied to large numbers of ICs post-silicon.

One of the traditional drawbacks of using delay-based GLC is that it is difficult to characterize all the gates in the circuit. However, this is not an issue for the purposes of hardware metering, since not all gates are required in order to obtain a low probability of coincidence.

B. Flow for Delay-based ID Generation

Figure 6 shows the flow of using delay as the side channel in the hardware metering process. In order to reduce the number of delay measurements and to avoid additional hardware instrumentation, we first identify the delay paths in the circuit that are easy to measure and characterize. For example, we take into account of the following factors to evaluate the difficulty of carrying out the delay measurements: (1) Whether the source and destination of the path are observable for delay fault-based measurements using existing inputs, outputs, or flip-flops in the circuit; (2) Whether there are any other paths in parallel with the measured path that cannot be distinguished; and (3) whether the number of gates on the measured delay path is small enough to be handled by an linear programming (LP) solver.

After finding the measurable delay paths, we vary the input vectors and formulate systems of linear equations for the total path delay and the individual gate delays (as discussed in Section V.C). Then, we characterize the physical properties of individual gates (e.g., V_{th} and L_{eff}) based on the characterized delays using the delay model. Finally, we obtain unique IC IDs using the physical properties of all characterized gates.




Fig. 6. Flow of hardware metering using timing characterization.

C. Gate-level Delay Characterization

Process variation manifests itself as a scaling factor multiplying the gate-level manifestational properties of delay, and it is what is extracted during the GLC. In particular, a system of linear equations can be obtained by summing the gate-level properties and measuring the delay:

$$d_j = e_{sj} + e_{rj} + \sum_j K_{ij} s_i \quad (8)$$

where d_j is the path delay at input state j ; s_i is the PV scaling factor of gate i ; K_{ij} is the nominal delay for the gate at input state j ; and e_{sj} and e_{rj} are systematic and random

delay measurement errors, respectively. We formulate a set of linear equations by varying the input vectors (i.e., input state j). Then, we measure the delay along the input/output path using delay fault approach [20]. We characterize the gate level PV scaling factors and thus the delay for each gate on the path by solving the system of equations. Finally, we employ the delay model in Equation (2) to characterize the physical level properties (i.e., V_{th} and L_{eff}) from the gate-level delay values.

D. Example

We demonstrate the procedure of timing characterization using a small example shown in Figure 7. In the circuit with 5 gates, we are able to measure the delay of gates 1 and 2, as well as the delay of gates 3 and 4. Also, by switching the input vectors $I_1 I_2$ from low to high and from high to low, we obtain two sets of equations concerning the gate-level delays under process variation and the measured delay following Equation (8). By solving the 4 equations that involve 4 variables, we are able to characterize the delays of gates 1, 2, 3, and 5. Note that in this example, we are not able to characterize the delay of gate 4, since the path 1-4-5 is subject to reconvergence with path 1-2-3-5 and cannot be measured for delay using the delay fault-based method. However, for our hardware metering purpose, it is sufficient to have the 4 characterized gates for generating the ID, which ensures low probability of coincidence.




Fig. 7. Example of hardware metering using timing characterization.

E. Delay- versus Power-based Characterization

The main advantage of using delay over power as the side channel measurements is that each delay measurement, and thus each equation in the linear program, only covers a small number of gates (i.e., less than 10). This results in a small-size linear program which in turn requires relatively few measurements. Furthermore, delay by itself is easier to measure compared to leakage/switching power. For example, there exist well studied and applied delay fault methods to measure the delays of individual paths accurately.

On the other hand, the delay-based approach has one major limitation that it cannot characterize all the gates in the circuit

due to the presence of reconvergent paths. As shown in a small example in Figure 2, the delay of path X2-X3-X6 and path X2-X4-X6 cannot be measured using the existing delay fault methods, since it is difficult to determine whether the measured delay is for the first path or the second. Also, in Figure 7, path 1-2-3-5 and path 1-4-5 are subject to reconvergence as well.

We argue that this limitation does not impact the effectiveness of our hardware metering approach for the following two reasons. First, we note that not all the gates are required to be characterized in order to achieve low probability of coincidence on IC IDs. The probability of coincidence will be exponentially low based on the number of characterized gates. This enables us to bypass the gates that are subject to reconvergent paths and still obtain enough gates for the ID creation. Second, in certain extreme examples where the majority of gates are not measurable due to reconvergence, we can insert limited number of test points (i.e., flip-flops) to make the delay measurable [19].

VI. SIMULATION RESULTS

In this section, we introduce our simulation results that evaluate the power-based and timing-based hardware metering approaches. In particular, we evaluate the accuracy of the gate-level characterization and the resulting probability of coincidence in the generated IDs.

A. Simulation Setup

Simulations were performed on the ISCAS 85 and ISCAS 89 benchmark circuits. Matlab 7.1's fsolve function served as the non-linear solver used for physical GLC. For manifestation-level (switching power or leakage power) characterization, we used 1024 measurements per segment. For large test cases, segmentation was used [45]. For V_{th} characterization, we utilized the results from leakage power and switching power characterization. For V_{th} recovery, we used two measurements of V_{th} , $V_{th}(t_1)$ and $V_{th}(t_2)$, before and after our aging operation, respectively.

B. Enhancements to Manifestational Gate-Level Characterization

Table I presents our results from manifestational GLC for select benchmarks. It demonstrates the accuracy with which gate-level characterization using IC segmentation is carried out, even for benchmarks with over 19,000 gates.

Therefore, with our hardware metering technique, we do not need to characterize the entire IC, but only the minimum number of gates required to meet the threshold set for an acceptable probability of coincidence. Thus with the use of segmentation, we can use only a subset of gates in a large IC for our hardware metering approach.

C. Physical GLC and Original Threshold Voltage Recovery

The physical GLC approach is based on leakage power, and switching power values being used to solve non-linear equations for each gate. With this procedure both threshold voltage (V_{th}) and effective channel length (L) can be calculated. In the

TABLE I
DEMONSTRATES THE ACCURACY WITH WHICH GATES CAN BE CHARACTERIZED, FOR BENCHMARKS WITH UP TO 19,000 GATES.

Benchmark	Gates	Solved Gates	GLC Accuracy (%)
C499	202	162	0. 18
C880	383	369	1.01
C1355	546	500	0. 91
C1908	880	355	0. 086
C2670	1193	598	0. 13
C3540	1669	878	0.29
C5315	2307	1334	0.073
S38584	19253	12861	0.36

simulations, we generated the IC instances using the quad-tree model [7] for effective channel length and the Gaussian model [9] for threshold voltage. The simulation results are shown in Table II. The error rate for V_{th} recovery is less than 1.3% even for the largest of benchmarks attempted, with over 19,000 gates. Effective channel length is even more accurate with the worst results being better than 0.06% error.

TABLE II
SIMULATION RESULTS FOR THRESHOLD VOLTAGE AND EFFECTIVE CHANNEL LENGTH RECOVERY DURING PHYSICAL LEVEL GLC, FOR A SERIES OF BENCHMARKS.

Benchmark	Gates	V_{th} (%)	L_{eff} (%)
C499	202	0. 36	0. 019
C880	383	0. 58	0. 026
C1355	546	0. 48	0. 023
C1908	880	0. 46	0. 024
C2670	1193	0. 51	0. 024
C3540	1669	0. 59	0. 026
C5315	2307	0. 65	0. 028
S38584	19253	1.22	0. 053

We went on to carry out threshold voltage recovery, using the results of physical GLC. The results are given in Table III, and even in the largest circuits of around 19,000 gates, the error in V_{th} recovery is less than 1.7% in the worst case.

TABLE III
RECOVERY ACCURACY RESULTS FROM THRESHOLD VOLTAGE RECOVERY FOR BENCHMARKS FROM THE ISCAS 85 AND ISCAS 89.

Benchmark	# Gates	Recovery Accuracy (%)
C499	202	1.30
C880	383	1.22
C1355	546	1.52
C1908	880	1.47
C2670	1193	1.28
C3540	1669	1.44
C5315	2307	1.36
S38584	19253	1.62

D. Probability of Coincidence

As shown in the simulation results in Table IV and Table V, we find an extremely low probability of coincidence (i.e., two different ICs having the identical ID) among ICs, when

TABLE IV
PROBABILITY OF COINCIDENCE WHEN USING POWER FOR HARDWARE METERING.

Benchmark	# Gates	Prob. of Coincidence
C499	202	6.67E-80
C880	383	1.63E-218
C1355	546	3.19E-349
C1908	880	3.85E-546
C2670	1193	2.56E-809
C3540	1669	6.08E-1132
C5315	2307	9.31E-1518
S38584	19253	3.03E-11264

characterizing all gates or even a single small segment of the IC, respectively. The likelihood of coincidence decreases dramatically in larger ICs, as the number of original threshold values increases.

From the results in Table IV and Table V, we can conclude that the worst case probability of coincidence is small enough to hold the false positive and false negative rates among huge population of chips (i.e. in the millions) close to 0. This conclusion enables us to assume that all the chips are distinguishable from each other and we can label them uniquely without overlaps.

TABLE V
PROBABILITY OF COINCIDENCE WHEN USING POWER AND SEGMENTATION FOR HARDWARE METERING.

Benchmark	# Gates in Segments	Prob. of Coincidence
C499	22	5.68E-14
C880	40	8.27E-25
C1355	43	1.29E-26
C1908	21	2.27E-13
C2670	27	5.55E-17
C3540	47	5.04E-29
C5315	26	2.22E-16
S38584	18	1.46E-11

E. Hardware Metering Using Timing Characterization

In Table VI we evaluate the effectiveness of the timing-based hardware metering approach. We employ the same set of metrics as in the power-based approach, including the number of characterized gates, the characterization accuracy of delay, V_{th} , and L_{eff} , and the probability of coincidence in the generated IDs. The results indicate a need for a smaller number of characterized gates, compared to the power-based approach shown in Table I. However, the probability of coincidence remains extremely low, validating the effectiveness of the approach.

VII. CONCLUSION

With this work we have highlighted the existing weaknesses with current passive hardware metering techniques, namely the fact that IC aging will prevent the metering approach from yielding the original recorded IDs. To address this issue, we have presented a robust hardware metering scheme that

TABLE VI
HARDWARE METERING USING TIMING CHARACTERIZATION.

Benchmark	# Gates	# Characterized Gates	Delay Accuracy (%)	V_{th} Accuracy (%)	L_{eff} Accuracy (%)	Prob. of Coincidence
C499	202	122	0.0031	0.35	0.018	4.25E-61
C880	383	178	0.1	0.4	0.022	6.06E-102
C1908	880	141	0.1	0.34	0.019	4.07E-88
C2670	1193	262	0.98	0.8	0.033	2.64E-178
C3540	1669	127	0.95	0.91	0.039	8.35E-87
C5315	2307	383	0.11	0.66	0.029	1.41E-252
C7552	3512	960	0.51	0.59	0.027	1.05E-578
S38584	19253	3022	0.24	1.43	0.061	1.12E-1768
Best	-	-	0.0031	0.34	0.018	1.12E-1768
Median	-	-	0.18	0.63	0.028	2.64E-178
Worst	-	-	0.98	1.43	0.061	4.25E-61

leverages the persistent gate properties for gate-level characterization. The simulation results obtained using benchmarks as small as 200 and up to 19,253 gates demonstrate the effectiveness of the proposed approach.

REFERENCES

- [1] S. Wei, A. Nahapetian, M. Potkonjak, Robust Passive Hardware Metering, ICCAD 2011, pp. 802-809.
- [2] F. Koushanfar et al., CAD-based Security, Cryptography, and Digital Rights Management. DAC 2007, pp. 268-269.
- [3] S. Chakravarthi, et al., A Comprehensive Framework for Predictive Modeling of Negative Bias Temperature Instability. IEEE International Reliability Physics Symposium April 2004, pp. 273- 282.
- [4] Y. Alkabani, et al., Trusted Integrated Circuits: A Nondestructive Hidden Characteristics Extraction Approach. Information Hiding 2008, pp. 102-117.
- [5] A. Caldwell, et al., Effective Iterative Techniques for Fingerprinting Design IP. IEEE Transactions on CAD, Vol. 23, No. 2, 2004. pp. 208-215.
- [6] S. Borkar, T. Karnik, S. Narendra, J. Tschanz, A. Keshavarzi, V. De. Parameter Variations and Impact on Circuits and Microarchitecture. DAC 2003, pp. 338-342.
- [7] B. Cline, et al., Analysis and Modeling of CD Variation for Statistical Static Timing. ICCAD 2006, pp. 60-66.
- [8] A. Asenov. Random Dopant Induced Threshold Voltage Lowering and Fluctuations in Sub-0.1 um MOSFET's: A 3-D Atomistic Simulation Study. IEEE Transactions on Electron Devices, Vol. 45, No. 12, 1998, pp. 2505-2513.
- [9] M. Potkonjak, A. Nahapetian, M. Nelson, T. Massey. Hardware Trojan horse detection using gate-level characterization. DAC 2009, pp. 688-693.
- [10] A. Srivastava et al., Statistical Analysis and Optimization for VLSI: Timing and Power. Springer, 2005.
- [11] M. Nelson, A. Nahapetian, F. Koushanfar, M. Potkonjak., SVD-Based Ghost Circuitry Detection. IH 2009, pp. 229-237.
- [12] S. Wei, S. Meguerdichian, M. Potkonjak, Gate-Level Characterization: Foundations and Hardware Security Applications, DAC 2010, pp. 222-227.
- [13] G. Qu, M. Potkonjak, Intellectual Property Protection in VLSI Design Theory and Practice, Kluwer Publishing, 2003.
- [14] J. Lach, W. Mangione-Smith, M. Potkonjak, Fingerprinting Techniques for Field Programmable Gate Array Intellectual Property Protection, IEEE Transactions on CAD, Vol. 20, No. 10, 2011, pp. 1253 -1261.
- [15] G. Qu, M. Potkonjak, Hiding Signatures in Graph Coloring Solutions, Information Hiding 1999, pp. 348-367.
- [16] F. Koushanfar, G. Qu, M. Potkonjak, Intellectual Property Metering, Information Hiding 2001, pp. 81-95.
- [17] D. Markovic, et al, Ultralow-Power Design in Near-Threshold Region, Proceedings of the IEEE, Vol. 98, No.2, 2010. pp. 237-252.
- [18] A. Kahng, D. Kirovski, S. Mantik. M. Potkonjak, J.L. Wong. Copy Detection for Intellectual Property Protection of VLSI Designs. ICCAD 1999, pp. 600-604.
- [19] S. Wei, K. Li, F. Koushanfar, M. Potkonjak, Provably Complete Hardware Trojan Detection Using Test Point Insertion, ICCAD 2012, 569-576.
- [20] M. Majzoobi and E. Dyer and A. Elnably and F. Koushanfar, Rapid FPGA Characterization using Clock Synthesis and Signal Sparsity, ITC 2010, pp. 1-10.
- [21] R. Maes, D. Schellekens, P. Tuyls, I. Verbauwhede, Analysis and Design of Active IC Metering Schemes, HOST 2009, pp. 74-81.
- [22] Y. Alkabani, F. Koushanfar , Active Hardware Metering for Intellectual Property Protection and Security, USENIX Security, 2007, pp. 291-306.
- [23] P. Koeberl, R. Maes, V. Rozic, V. Van der Leest, E. Van der Sluis, I. Verbauwhede, Experimental Evaluation of Physically Unclonable Functions in 65 nm CMOS, ESSCIRC 2012, pp. 486-489.
- [24] J. Guajardo, S. Kumar, G. Schrijen, P. Tuyls, FPGA Intrinsic PUFs and Their Use for IP Protection, CHES 2007. pp. 63-80.
- [25] P. Simons, E. van der Sluis, V. van der Leest, Buskeeper PUFs, a promising alternative to D Flip-Flop PUFs, HOST 2012, pp. 7-12.
- [26] Y. Su, J. Holleman, B. Otis, A 1.6pJ/bit 96% Stable Chip-ID Generating Circuit using Process Variations, ISSCC 2007, pp. 406-408.
- [27] R. Maes, P. Tuyls, I. Verbauwhede, Intrinsic PUFs from Flip-flops on Reconfigurable Devices, In Benelux Workshop on Information and System Security, 2008.
- [28] J. Lee, D. Lim, B. Gassend, G. Suh, M. van Dijk, S. Devadas. A Technique to Build a Secret Key in Integrated Circuits for Identification and Authentication Application. Symposium on VLSI Circuits, 2004, pp. 176-179.
- [29] J. Anderson, A PUF Design for Secure FPGA-based Embedded Systems, ASP-DAC 2010, pp. 1-6.
- [30] J. Huang et al., IC Activation and User Authentication for Security-Sensitive Systems, HOST 2008, pp. 76-80.
- [31] A. Baumgarten et al., Preventing IC Piracy Using Reconfigurable Logic Barriers, IEEE Design & Test of Computers, Vol. 27, No. 1, 2010, pp. 66-75.
- [32] Y. Alkabani et al., Active Control and Digital Rights Management of Integrated Circuit IP Cores, CASES 2008, pp. 227-233.
- [33] Maes et al., Analysis and Design of Active IC Metering Schemes, HOST 2009, pp. 74-81.
- [34] F. Koushanfar, Hardware Metering: A Survey, Introduction to Hardware Security and Trust, Springer, 2012.
- [35] W. Griffin et al., CLIP: Circuit Level IC Protection Through Direct Injection of Process Variations, IEEE Transactions on Very Large Scale Integration (VLSI) Systems (2012) Vol. 20, No. 5, pp. 791-803.
- [36] J. Zheng et al., Securing Netlist-Level FPGA Design through Exploiting Process Variation and Degradation, FPGA 2012. pp. 129-138.
- [37] Maes et al., A Pay-per-Use Licensing Scheme for Hardware IP Cores in Recent SRAM-Based FPGAs, IEEE Transactions on Information Forensics and Security, Vol. 7, No. 1, 2012, pp. 98-108.
- [38] J. Kim, Toward reliable SRAM-based device identification, ICCD 2010, pp. 313-320.
- [39] M. Majzoobi, F. Koushanfar, M. Potkonjak, Lightweight Secure PUFs, ICCAD 2008, pp. 670-673.
- [40] M. Majzoobi, F. Koushanfar, M. Potkonjak, Techniques for Design and Implementation of Secure Reconfigurable PUFs, ACM Transactions on Reconfigurable Technology and Systems (TRETTS), Vol. 2, No. 1, 2009, Article No. 5.
- [41] Boning et al., Models of Process Variations in Device and Interconnect, Design of High Performance Microprocessor Circuits, chapter 6, IEEE Press, 1999.

- [42] K. Iniewski, *Advanced Circuits for Emerging Technologies*, Wiley, 2012, pp. 283.
- [43] D. Schroder et al., Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing, *Journal of Applied Physics*, Vol. 94, No. 1, 2003, pp. 1-18.
- [44] S. Wei, S. Meguerdichian, and M. Potkonjak. Gate-level Characterization: Foundations and Hardware Security Applications. DAC 2010, pp. 222-227.
- [45] S. Wei and M. Potkonjak. Scalable Segmentation-based Malicious Circuitry Detection and Diagnosis. ICCAD 2010, pp. 483-486.
- [46] S. Wei and M. Potkonjak. Scalable hardware Trojan diagnosis. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 20, No. 6, 2012, pp. 1049-1057.

Sheng Wei is a Ph.D. candidate in Computer Science at the University of California, Los Angeles. His research interests include computer-aided design of VLSI circuits, hardware security, and wireless networking.

Ani Nahapetian is an Assistant Professor with the California State University, Northridge Computer Science Department and an Assistant Adjunct Professor with the UCLA Computer Science Department. She received her Ph.D and her M.S. in Computer Science and her B.S. in Computer Science and Engineering from UCLA. Her research interests include hardware security, mobile and wireless health systems, and algorithm design for embedded systems.

Miodrag Potkonjak received his Ph.D. degree in Electrical Engineering and Computer Science from University of California, Berkeley in 1991. He is a professor with Computer Science Department at UCLA. He created first watermarking, fingerprinting, and metering techniques for integrated circuits as well as first remote trusted sensing and trusted synthesis approaches, compilation using untrusted tools, and public physical unclonable functions.