

- DESIGN OF TWO-LEVEL NETWORKS:
AND-OR and OR-AND NETWORKS
- MINIMAL TWO-LEVEL NETWORKS
KARNAUGH MAPS
MINIMIZATION PROCEDURE AND TOOLS
LIMITATIONS OF TWO-LEVEL NETWORKS
- DESIGN OF TWO-LEVEL NAND-NAND and NOR-NOR NETWORKS
- PROGRAMMABLE LOGIC: PLAs and PALs.

IMPLEMENTATION:

Level 1 (optional) NOT GATES

Level 2 AND GATES

Level 3 OR GATES

LITERALS

(uncomplemented and complemented variables)

NOT GATES (IF NEEDED)

PRODUCTS: AND gates

SUM: OR gate

MULTIOUTPUT NETWORKS: ONE OR GATE USED FOR EACH OUTPUT

PRODUCT OF SUMS NETWORKS - SIMILAR

MODULO-64 INCREMENTER

Input: $0 \leq x \leq 63$

Output: $0 \leq z \leq 63$

Function: $z = (x + 1) \bmod 64$

$$\begin{array}{r|l} x & 010101 \\ \hline z & 010110 \end{array} \quad \begin{array}{r|l} x & 001111 \\ \hline z & 010000 \end{array}$$

- RADIX-2 REPRESENTATION

$$z_i = \begin{cases} 1 & \text{if } (x_i = 1 \text{ and there exists } j < i \text{ such that } x_j = 0) \\ & \text{or } (x_i = 0 \text{ and } x_j = 1 \text{ for all } j < i) \\ 0 & \text{otherwise} \end{cases}$$

$$\begin{aligned} z_5 &= x_5(x'_4 + x'_3 + x'_2 + x'_1 + x'_0) + x'_5x_4x_3x_2x_1x_0 \\ &= x_5x'_4 + x_5x'_3 + x_5x'_2 + x_5x'_1 + x_5x'_0 + x'_5x_4x_3x_2x_1x_0 \\ z_4 &= x_4x'_3 + x_4x'_2 + x_4x'_1 + x_4x'_0 + x'_4x_3x_2x_1x_0 \\ z_3 &= x_3x'_2 + x_3x'_1 + x_3x'_0 + x'_3x_2x_1x_0 \\ z_2 &= x_2x'_1 + x_2x'_0 + x'_2x_1x_0 \\ z_1 &= x_1x'_0 + x'_1x_0 \\ z_0 &= x'_0 \end{aligned}$$




Figure 5.1: NOT-AND-OR MODULO-64 INCREMENTER NETWORK.

- TWO TYPES OF TWO-LEVEL NETWORKS:

AND-OR **NETWORK** \Leftrightarrow SUM OF PRODUCTS (NAND-NAND NETWORK)

OR-AND **NETWORK** \Leftrightarrow PRODUCT OF SUMS (NOR-NOR NETWORK)




Figure 5.2: AND-OR and OR-AND NETWORKS.

$$E(x_2, x_1, x_0) = x_2'x_1'x_0 + x_2x_1 + x_1x_0'$$

$$E(x_2, x_1, x_0) = (x_2' + x_1)(x_1 + x_0')(x_2 + x_1' + x_0)$$


1. INPUTS: UNCOMPLEMENTED AND COMPLEMENTED

2. FANIN UNLIMITED


3. SINGLE-OUTPUT NETWORKS

4. MINIMAL NETWORK:

MINIMUM NUMBER OF GATES WITH MINIMUM NUMBER OF INPUTS
(minimal expression: min. number of terms with min. number of literals)



Network A



Network B

Figure 5.3: NETWORKS WITH DIFFERENT COST TO IMPLEMENT $f(x_2, x_1, x_0) = \text{one-set}(3,6,7)$.

- EQUIVALENT BUT DIFFERENT COST

$$E_1(x_2, x_1, x_0) = x_2'x_1x_0' + x_1'x_0 + x_2x_0$$

$$E_2(x_2, x_1, x_0) = x_2x_1x_0 + x_2'x_1x_0' + x_2'x_1'x_0 + x_2x_1'x_0$$

- BOTH MINIMAL SP AND PS MUST BE OBTAINED AND COMPARED
- BASIS:

$$ab + ab' = a \quad (\text{for sum of products})$$

$$(a + b)(a + b') = a \quad (\text{for product of sums})$$

GRAPHICAL REPRESENTATION OF SWITCHING FUNCTIONS: KARNAUGH⁹ MAPS

- 2-DIMENSIONAL ARRAY OF CELLS
- n VARIABLES $\longrightarrow 2^n$ CELLS
- cell $i \longleftrightarrow$ ASSIGNMENT i

ADJACENCY CONDITION

ANY SET OF 2^r ADJACENT ROWS (COLUMNS):
ASSIGNMENTS DIFFER IN r VARIABLES

- REPRESENTING SWITCHING FUNCTIONS
- REPRESENTING SWITCHING EXPRESSIONS
- GRAPHICAL AID IN SIMPLIFYING EXPRESSIONS




Figure 5.4: K-Maps




Figure 5.5: K-map FOR FIVE VARIABLES

REPRESENTATION OF SWITCHING FUNCTIONS

$$f(x_2, x_1, x_0) = \text{one-set}(0,2,6)$$

	x_0			
	1	0	0	1
x_2	0	0	0	1
	x_1			

$$f(x_3, x_2, x_1, x_0) = \text{zero-set}(1,3,4,6,10,11,13)$$

	x_0				
	1	0	0	1	
	0	1	1	0	x_2
x_3	1	0	1	1	
	1	1	0	0	
	x_1				

$$f(x_2, x_1, x_0) = [\text{one-set}(0,4,5), \text{dc-set}(2,3)]$$

	x_0			
	1	0	-	-
x_2	1	1	0	0
	x_1			

RECTANGLES OF 1-CELLS AND SUM OF PRODUCTS

1. MINTERM m_j CORRESPONDS TO 1-CELL WITH LABEL j .
2. PRODUCT TERM OF $n - 1$ LITERALS \longleftrightarrow RECTANGLE OF TWO ADJACENT 1-CELLS

$$\begin{aligned}
 x_3x_1'x_0 &= x_3x_1'x_0(x_2 + x_2') \\
 &= x_3x_2x_1'x_0 + x_3x_2'x_1'x_0 \\
 &= m_{13} + m_9
 \end{aligned}$$




Figure 5.6

3. PRODUCT TERM OF $n - 2$ LITERALS \longleftrightarrow RECTANGLE OF FOUR ADJACENT 1-CELLS

$$\begin{aligned}
 x_3x_0 &= x_3x_0(x_1 + x'_1)(x_2 + x'_2) \\
 &= x_3x'_2x'_1x_0 + x_3x'_2x_1x_0 + x_3x_2x'_1x_0 + x_3x_2x_1x_0 \\
 &= m_9 + m_{11} + m_{13} + m_{15}
 \end{aligned}$$




Figure 5.6

4. PRODUCT TERM OF $n - s$ LITERALS \longleftrightarrow RECTANGLE OF 2^s ADJACENT 1-CELLS



Figure 5.7: Representation of product of $n - (a + b)$ variables.

Figure 5.8: Product terms and rectangles of 1-cells.

SUM OF PRODUCTS

represented in a K-map by the union of rectangles

$$E(x_3, x_2, x_1, x_0) = x'_3x_2x_1 + x'_2x_1x_0 + x'_0$$

	x_0				
	1	0	1	1	
	1	0	1	1	} x_2
} x_3	1	0	0	1	
	1	0	1	1	
	x_1				

$$E(a, b, c) = ab + ac + b'c'$$

	c			
	1	0	0	0
} a	1	1	1	1
	b			

RECTANGLES OF 0-CELLS AND PRODUCT OF SUMS

0-cell 13 CORRESPONDS TO THE MAXTERM

$$M_{13} = x'_3 + x'_2 + x_1 + x'_0$$

RECTANGLE OF $2^a \times 2^b$ 0-cells \longleftrightarrow SUM TERM OF $n - (a + b)$ LITERALS

IMPLICANT: PRODUCT TERM FOR WHICH $f=1$




Figure 5.9: Implicant representation.

IMPLICANTS: $x'_3x'_2x'_1x_0$, ALL PRODUCT TERMS WITH x_3

PRIME IMPLICANT: IMPLICANT NOT COVERED BY ANOTHER IMPLICANT

PRIME IMPLICANTS: $x'_2x'_1x_0$, x_3

FIND ALL PIs

a) $f(x_2, x_1, x_0) = \text{one-set}(2,4,6)$

	x_0			
	0	0	0	1
x_2	1	0	0	1
	x_1			

PIs: $x_2x'_0$ and $x_1x'_0$

b) $f(x_2, x_1, x_0) = \text{one-set}(0,1,5,7)$

	x_0			
	1	1	0	0
x_2	0	1	1	0
	x_1			

PIs: $x'_2x'_1$, x_2x_0 , and x'_1x_0

c) $f(x_3, x_2, x_1, x_0) = \text{one-set}(0,3,5,7,11,12,13,15)$

	x_0				
	1	0	1	0	
	0	1	1	0	x_2
x_3	1	1	1	0	
	0	0	1	0	
	x_1				

PIs: x_2x_0 , x_1x_0 , $x_3x_2x'_1$, and $x'_3x'_2x'_1x'_0$

MINIMAL SUM OF PRODUCTS CONSISTS OF PRIME IMPLICANTS





Figure 5.10: MINIMAL SUM OF PRODUCTS AND PRIME IMPLICANTS.

Example 5.9

$$E(x_2, x_1, x_0) = x_2x_1'x_0' + x_2x_1x_0' + x_1x_0'$$




not PIs: $x_2x_1'x_0'$ and $x_2x_1x_0'$

PI: x_2x_0' , x_1x_0'

REDUCED SP: $E(x_2, x_1, x_0) = x_2x_0' + x_1x_0'$

ESSENTIAL PRIME IMPLICANTS (EPI)

$p_e(\underline{a}) = 1$ and $p(\underline{a}) = 0$ FOR ANY OTHER PI p



EPIs: $x_1'x_0'$ and x_1x_0

NON-ESSENTIAL: x_2x_1 , x_2x_0' .

- ALL EPIs ARE INCLUDED IN A MINIMAL SP


PROCEDURE FOR FINDING MIN SP

1. DETERMINE ALL PIs
2. OBTAIN THE EPIs
3. IF NOT ALL 1-CELLS COVERED, CHOOSE A COVER FROM THE REMAINING PIs

EXAMPLE 5.10

FIND A MINIMAL SP:

a) $E(x_3, x_2, x_1, x_0) = x'_3x'_2 + x'_3x_2x_0 + x_1x_0$



- Pls: $x'_3x'_2$, x'_3x_0 , and x_1x_0
- ALL EPIs
- UNIQUE MIN SP: $x'_3x'_2 + x'_3x_0 + x_1x_0$


b) $E(x_2, x_1, x_0) = \Sigma m(0, 3, 4, 6, 7)$

	x_0		
	1	0	
x_2	1	1	0
	0	0	1
		x_1	

- Pls: $x_1'x_0'$, x_1x_0 , x_2x_0' , and x_2x_1
- EPIs: $x_1'x_0'$ and x_1x_0
- EXTRA COVER: x_2x_0' or x_2x_1
- TWO MIN SPs:

$$x_1'x_0' + x_1x_0 + x_2x_0' \quad \text{and} \quad x_1'x_0' + x_1x_0 + x_2x_1$$

c) $E(x_2, x_1, x_0) = \Sigma m(0, 1, 2, 5, 6, 7)$



- PIs: $x_2'x_1'$, $x_2'x_0'$, x_2x_0 , x_2x_1 , $x_1'x_0$, and x_1x_0'
- No EPIs
- TWO MIN SPs

$$x_2'x_1' + x_2x_0 + x_1x_0' \quad \text{and} \quad x_2'x_0' + x_1'x_0 + x_2x_1$$

	x_0				
	1	0	1	0	
	0	-	1	0	x_2
x_3	1	-	0	-	
	1	0	-	-	x_1

A minimal SP

$$E(x_3, x_2, x_1, x_0) = x_3x'_0 + x'_3x_0 + x'_3x'_2x'_1$$

MINIMIZATION OF PRODUCTS OF SUMS

IMPLICATE: SUM TERM FOR WHICH $f = 0$.

PRIME IMPLICATE: IMPLICATE NOT COVERED BY ANOTHER IMPLICATE

ESSENTIAL PRIME IMPLICATE: AT LEAST ONE "CELL" NOT INCLUDED IN OTHER IMPLICATE

$$f(x_3, x_2, x_1, x_0) = \text{zero-set}(7, 13, 15)$$

		x_0				
		1	1	1	1	
		1	1	0	1	
		1	0	0	1	
	x_3	1	1	1	1	
		x_1				

THE PRIME IMPLICATES: $(x'_3 + x'_2 + x'_0)$ and $(x'_2 + x'_1 + x'_0)$

BOTH ESSENTIAL

PROCEDURE FOR FINDING MIN PS

1. DETERMINE ALL PRIME IMPLICATES
2. DETERMINE THE ESSENTIAL PRIME IMPLICATES
3. FROM SET OF NONESSENTIAL PRIME IMPLICATES, SELECT COVER OF REMAINING 0-CELLS

	x_0				
	1	1	1	0	
	1	0	0	1	x_2
	1	0	0	1	
x_3	1	1	1	0	
	x_1				

- THE PRIME IMPLICATES: $(x'_0 + x'_2)$ and $(x_0 + x_2 + x'_1)$
- BOTH ESSENTIAL, THE MINIMAL PS IS $(x'_0 + x'_2)(x_0 + x_2 + x'_1)$

MINIMAL TWO-LEVEL GATE NETWORK DESIGN: EXAMPLE 5.14

Input: $x \in \{0, 1, 2, \dots, 9\}$, coded in BCD as
 $\underline{x} = (x_3, x_2, x_1, x_0)$, $x_i \in \{0, 1\}$
 Output: $z \in \{0, 1\}$

Function: $z = \begin{cases} 1 & \text{if } x \in \{0, 2, 3, 5, 8\} \\ 0 & \text{otherwise} \end{cases}$

THE VALUES $\{10,11,12,13,14,15\}$ ARE "DON'T CARES"

		x_0			
		1	0	1	1
		0	1	0	0
		-	-	-	-
		1	0	-	-
				x_1	
x_3					x_2

MIN SP: $z = x'_2x_1 + x'_2x'_0 + x_2x'_1x_0$

MIN PS: $z = (x'_2 + x'_1)(x'_2 + x_0)(x_2 + x_1 + x'_0)$




Figure 5.11: MINIMAL AND-OR NETWORK

EXAMPLE 5.15

Input: $x \in \{0, 1, 2, \dots, 15\}$
 represented in binary code by $\underline{x} = (x_3, x_2, x_1, x_0)$

Output: $z \in \{0, 1\}$

Function: $z = \begin{cases} 1 & \text{if } x \in \{0, 1, 3, 5, 7, 11, 12, 13, 14\} \\ 0 & \text{otherwise} \end{cases}$

THE K-MAP:

		x_0				
		1	1	1	0	
		0	1	1	0	x_2
	x_3	1	1	0	1	
		0	0	1	0	
		x_1				

min SP: $z = x'_3x_0 + x'_3x'_2x'_1 + x_2x'_1x_0 + x_3x_2x'_0 + x'_2x_1x_0$

min PS: $z = (x'_3 + x_2 + x_1)(x_3 + x'_2 + x_0)(x_2 + x'_1 + x_0)(x'_3 + x'_2 + x'_1 + x'_0)$

COST(PS) < COST(SP)




Figure 5.12: MINIMAL OR-AND NETWORK

- SEPARATE NETWORK FOR EACH OUTPUT: NO SHARING
- EXAMPLE 5.16

Inputs: $(x_2, x_1, x_0), x_i \in \{0, 1\}$

Output: $z \in \{0, 1, 2, 3\}$

Function: $z = \sum_{i=0}^2 x_i$

1. THE SWITCHING FUNCTIONS IN TABULAR FORM ARE

x_2	x_1	x_0	z_1	z_0
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

EXAMPLE 5.16 (cont.)

2. THE CORRESPONDING K-MAPS ARE

$$\begin{array}{c} z_1 \\ \begin{array}{c} x_2 \\ \begin{array}{c} x_0 \\ \begin{array}{|c|c|c|c|} \hline 0 & 0 & 1 & 0 \\ \hline 0 & 1 & 1 & 1 \\ \hline \end{array} \\ \hline x_1 \end{array} \end{array} \end{array}$$

$$\begin{array}{c} z_0 \\ \begin{array}{c} x_2 \\ \begin{array}{c} x_0 \\ \begin{array}{|c|c|c|c|} \hline 0 & 1 & 0 & 1 \\ \hline 1 & 0 & 1 & 0 \\ \hline \end{array} \\ \hline x_1 \end{array} \end{array} \end{array}$$

3. MINIMAL SPs:

$$z_1 = x_2x_1 + x_2x_0 + x_1x_0$$

$$z_0 = x_2'x_1'x_0 + x_2'x_1x_0' + x_2x_1'x_0' + x_2x_1x_0$$

4. MINIMAL PSs:

$$z_1 = (x_2 + x_0)(x_2 + x_1)(x_1 + x_0)$$

$$z_0 = (x_2 + x_1 + x_0)(x_2 + x_1' + x_0') \\ (x_2' + x_1 + x_0')(x_2' + x_1' + x_0)$$

5. SP AND PS EXPRESSIONS HAVE THE SAME COST




Figure 5.13: MINIMAL TWO-OUTPUT AND-OR NETWORK

$$E = p_1 + p_2 + p_3 + \dots + p_n$$

p_1, p_2, \dots ARE PRODUCT TERMS

$$E = (p'_1 \cdot p'_2 \cdot p'_3 \dots p'_n)'$$

or

$$E = \text{NAND}(\text{NAND}_1, \text{NAND}_2, \text{NAND}_3, \dots, \text{NAND}_n)$$




Figure 5.15: TRANSFORMATION OF AND-OR NETWORK INTO NAND NETWORK

EXAMPLE: NOR NETWORK

$$z = x'_5(x_4 + x'_3)(x_2 + x_1 + x_0)$$




Figure 5.16: EQUIVALENT OR-AND AND NOR NETWORKS

1. THE REQUIREMENT OF UNCOMPLEMENTED AND COMPLEMENTED INPUTS
IF NOT SATISFIED, AN ADDITIONAL LEVEL OF NOT GATES NEEDED
2. A TWO-LEVEL IMPLEMENTATION OF A FUNCTION MIGHT REQUIRE A LARGE NUMBER OF GATES AND IRREGULAR CONNECTIONS
3. EXISTING TECHNOLOGIES HAVE LIMITATIONS IN THE FAN-IN OF THE GATES
4. THE PROCEDURE ESSENTIALLY LIMITED TO THE SINGLE-OUTPUT CASE
5. THE COST CRITERION OF MINIMIZING THE NUMBER OF GATES IS NOT ADEQUATE FOR MANY MSI/LSI/VLSI DESIGNS

PROGRAMMABLE mODULES: PLAs and PALs

- STANDARD (FIXED) STRUCTURE
- CUSTOMIZED (PROGRAMMED) FOR A PARTICULAR FUNCTION
 - DURING THE LAST STAGE OF FABRICATION
 - WHEN INCORPORATED INTO A SYSTEM
- FLEXIBLE USE
- MORE EXPENSIVE AND SLOWER THAN FIXED-FUNCTION MODULES
- OTHER TYPES DISCUSSED IN Chapter 12




Figure 5.17: PROGRAMMABLE LOGIC ARRAY (PLA): a) BLOCK DIAGRAM; b) LOGIC DIAGRAM.

MOS PLA (OR-AND VERSION)




Figure 5.18: EXAMPLE OF PLA IMPLEMENTATION AT THE CIRCUIT LEVEL: FRAGMENT OF A MOS PLA.

IMPLEMENTATION OF SWITCHING FUNCTIONS USING PLAs

A BCD-to-Gray CONVERTER

Inputs: $\underline{d} = (d_3, d_2, d_1, d_0), d_j \in \{0, 1\}$

Outputs: $\underline{g} = (g_3, g_2, g_1, g_0), g_j \in \{0, 1\}$

Function:

i	$d_3d_2d_1d_0$	$g_3g_2g_1g_0$
0	0000	0000
1	0001	0001
2	0010	0011
3	0011	0010
4	0100	0110
5	0101	0111
6	0110	0101
7	0111	0100
8	1000	1100
9	1001	1101


EXPRESSIONS:

$$g_3 = d_3$$

$$g_2 = d_3 + d_2$$

$$g_1 = d_2' d_1 + d_2 d_1'$$

$$g_0 = d_1 d_0' + d_1' d_0$$



Note: a PLA chip would have more rows and columns than shown here

Figure 5.19: PLA IMPLEMENTATION OF BCD-Gray CODE CONVERTER.

- FASTER, MORE INPUTS AND PRODUCT TERMS COMPARED TO PLAs




Figure 5.20: LOGIC DIAGRAM OF A PAL




Figure 5.21: 16-INPUT, 8-OUTPUT PAL(P16H8)